## **32-bit RISC Microcontroller**

# TXZ/TXZ+ Family

## Reference Manual Serial Peripheral Inteface (TSPI-B)

**Revision 3.1** 

2021-10

## **TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION**

## Table of Contents

Pı	reface	5
	Related document	5
	Conventions	6
	Terms and Abbreviation	8
1.	. Outline	9
2.	. Configuration	14
3.	. Operation description	
	3.1. Basic operation	
	3.1.1. Clock supply	
	3.1.2. Initial setting of TSPI	
	3.1.3. Start and stop transfer	
	3.2. Data Format	17
	3.2.1. Data Format without Parity	
	3.2.2. Data Format with a Parity	22
	3.3. Operation	
	3.3.1. Transfer clock	26
	3.3.1.1. Master operation	
	3.3.1.2. Slave operation	27
	3.3.2. Communication mode	28
	3.3.2.1. SPI mode	
	3.3.2.2. SIO mode	
	3.3.2.3. Master / Slave selection	
	3.3.3. Buffer Structure	29
	3.3.3.1. Data Length and FIFO Operation	
	3.3.4. Communication Operation mode	
	3.3.4.1. Full duplex communication mode	
	3.3.4.2. Transmit mode	
	3.3.4.3. Receive mode	
	3.3.5. Transfer mode	
	3.3.5.1. Single transfer	
	3.3.5.2. Burst transfer	
	3.3.5.3. Continuously transfer	
	3.3.6. Data sampling timing	
	3.3.7. Special control	
	3.3.7.2. Polarity of the Clock	
	3.3.7.3. TSPIxTXD Output during Idle	
	3.3.8. Communication control by trigger	
	3.3.9. Interrupt Request	
	3.3.9.1. Transmit Completion Interrupt/Receive Completion Interrupt	
	3.3.9.2. Transmit FIFO Interrupt/Receive FIFO Interrupt	

	3.3.9.3. Error Interruption	45
	3.3.10. DMA request	47
	3.3.10.1. Transmit DMA request	47
	3.3.10.2. Receive DMA request	47
	3.3.11. Coordinated movements by the completion of communication	47
	3.3.12. Software reset	47
4.	Registers	
4	.1. Register List	48
4	.2. Detail of Register	49
	4.2.1. [TSPIxCR0] (TSPI Control Register 0)	49
	4.2.2. [TSPIxCR1] (TSPI Control Register 1)	50
	4.2.3. [TSPIxCR2] (TSPI Control Register 2)	52
	4.2.4. [TSPIxCR3] (TSPI Control Register 3)	54
	4.2.5. [TSPIxBR] (TSPI Baud Rate Register)	54
	4.2.6. [TSPIxFMTR0] (TSPI Format Control Register 0)	55
	4.2.7. [TSPIxFMTR1] (TSPI Format Control Register 1)	57
	4.2.8. <i>[TSPIxDR]</i> (TSPI Data Register)	57
	4.2.9. [TSPIxSR] (TSPI Status Register)	58
	4.2.10. [TSPIxERR] (TSPI Error Flag Register)	61
5.	Example for use	
6.	Precautions	64
7.	Revision History	65
RE	STRICTIONS ON PRODUCT USE	

## List of Figures

Figure 2.1	Block diagram of TSPI	14
Figure 3.1	Data format	
Figure 3.2	MSB first (32-bit data without a parity bit)	
Figure 3.3	MSB first (16-bit data without a parity bit)	
Figure 3.4	LSB first (32-bit data without a parity bit)	
Figure 3.5	LSB first (16-bit data without a parity bit)	
Figure 3.6	MSB first (31-bit data with a parity)	
Figure 3.7	MSB first (15-bit data with parity)	
Figure 3.8	LSB first (31-bit data with parity)	24
Figure 3.9	LSB first (15-bit data with parity)	25
Figure 3.10	Transfer clock generation circuit	
Figure 3.11	Operation in 7 to 16-bit data length	30
Figure 3.12	Operation in 17 to 32-bit data length	
Figure 3.13	Operation example of full duplex communication	32
Figure 3.14	Operation example of transmit mode	
Figure 3.15	Operation example in receive mode	35
Figure 3.16	Data sampling timing of SPI mode (master)	
Figure 3.17	Data sampling timing of SPI mode (slave)	
Figure 3.18	Data sampling timing of SIO mode (master)	39
Figure 3.19	Data sampling timing of SIO mode (slave)	
Figure 3.20		
Figure 3.21	Idle state in SPI mode and the transmit pin status	
Figure 3.22	Idle state in SIO mode and the transmit pin status	
Figure 3.23		
Figure 3.24	Overrun error and underrun error	

## List of Tables

Table 1.1	Functional outline (SPI mode, master)	
Table 1.2	Functional outline (SPI mode, slave).	
Table 1.3	Functional outline (SIO mode, master)	
	Functional outline (SIO mode, slave)	
	List of Signals	
Table 3.1	Example of f <sub>clk</sub> /ΦT0/ΦTx/ transfer clock and usability	
Table 3.2	Data format and settable fill level	
Table 3.3	Usability of communication mode and data sampling timing	
Table 3.4	Data capture timing	
Table 3.5	TSPIxTXD output during idle state	
Table 3.6	Interrupt events and requests	
Table 4.1	Initialized registers by software reset	
Table 4.2	The timing of write "0" to <trxe>, and state of <tspisue></tspisue></trxe>	
Table 4.3	Current value of fill level depending on the range of <tlvl>/<rlvl></rlvl></tlvl>	
Table 5.1	Transfer starting and stopping operation in each mode setting (Master)	
Table 7.1	Revision History	65

## TOSHIBA

## Preface

#### **Related document**

Document name
Clock Control and Operation Mode
Exception
Input/Output Ports
Product Information

#### Conventions

TOSHIBA

- Numeric formats follow the rules as shown below:
  - Hexadecimal: 0xABC

Decimal: 123 or 0d123 – Only when it needs to be explicitly shown that they are decimal numbers. Binary: 0b111 – It is possible to omit the "0b" when the number of bit can be distinctly understood from a sentence.

- "\_N" is added to the end of signal names to indicate low active signals.
- It is called "assert" that a signal moves to its active level, "deassert" to its inactive level.
- When two or more signal names are referred, they are described like as [m: n]. Example: S[3: 0] shows four signal names S3, S2, S1 and S0 together.
- The characters surrounded by [] defines the register. Example: [ABCD]
- "n" substitutes suffix number of two or more same kind of registers, fields, and bit names. Example: [XYZ1], [XYZ2], [XYZ3] → [XYZn]
- "x" substitutes suffix number or character of units and channels in the Register List.
- In case of unit, "x" means A, B, and C . . . Example: *[ADACR0], [ADBCR0], [ADCCR0] → [ADxCR0]* In case of channel, "x" means 0, 1, and 2 . . . Example: [*T32A0RUNA], [T32A1RUNA], [T32A2RUNA] → [T32AxRUNA]*
- The bit range of a register is written like as [m: n]. Example: Bit[3: 0] expresses the range of bit 3 to 0.
- The configuration value of a register is expressed by either the hexadecimal number or the binary number. Example: [ABCD]<EFG> = 0x01 (hexadecimal), [XYZn]<VW> = 1 (binary)
- Word and Byte represent the following bit length.

Byte:	8 bits
Half word:	16 bits
Word:	32 bits
Double word:	64 bits

• Properties of each bit in a register are expressed as follows:

R:	Read only
W:	Write only
R/W:	Read and Write are possible

- Unless otherwise specified, register access supports only word access.
- The register defined as reserved must not be rewritten. Moreover, do not use the read value.
- The value read from the bit having default value of "-" is unknown.
- When a register containing both of writable bits and read-only bits is written, read-only bits should be written with their default value, In the cases that default is "-", follow the definition of each register.
- Reserved bits of the Write-only register should be written with their default value. In the cases that default is "-", follow the definition of each register.
- Do not use read-modified-write processing to the register of a definition which is different by writing and read out.



All other company names, product names, and service names mentioned herein may be trademarks of their respective companies.

#### Terms and Abbreviation

Some of abbreviations used in this document are as follows:

ACK DMA FIFO LSB MSB	Acknowledgement Direct Memory Access First-In First-Out Least Significant Bit Most Significant Bit
MSB	Most Significant Bit
SIO	Serial Input/Output
TSPI	Serial Peripheral Interface

## 1. Outline

TSPI(Serial Peripheral Interface) has four operation mode as SPI/SIO mode, and the clock master/ clock slave mode. One channel/unit which is built-in TSPIxTXD,TSPIxRXD,TSPIxSCK,TSPIxCS0,TSPIxCS1, TSPIxCS2,TSPIxCS3, and TSPIxCSIN can be transmit and receive circuit. functions are as below.

Table 1.1       Functional outline (SPI mode, master)			
Function classification		Function	A Functional Description or the range
	Transmission Speed	Prescaler dividing selection	The clock inputted from the prescaler can be divided 1/1,1/2,1/4up to 1/512. The input clock to baud rate generator.
	Control	Baud rate generator	dividing 1/N x 1/2 (N= 1 to 16)
	Data	Data length	The data length can be setup in a 1-bit unit. 8 to 32bits (with no parity) 7 to 31bits (with parity)
	Format	Parity	Selection of with parity/without parity is possible. Selection of even parity/odd parity is possible.
		The direction of data transfer	Selection of the LSB first/ MSB first is possible.
		FIFO number of section	Transmission: 8 steps (16bits), 4 steps (32bits) Reception: 8 steps (16bits), 4 steps (32bits)
		Communication Operation mode	Full duplexes (transmission and reception), transmission, reception
	Transmit and Receive Control	Transfer mode	Single transfer (one burst transfer) Burst transfer (2 to 255 times transfer) Continuously transfer (No limit of transfer times specification)
		Data sampling timing	Data is sampled with 1st edge. Data is sampled with 2nd edge.
		CS control	Selection of TSPIxCS0/1/2/3 is possible. Polarity: Selection of positive logic/ negative logic is possible.
SPI mode (Master)	Ganged Control	Interruption	Transmit interrupt (Transmit completion interrupt, Transmit FIFO interrupt) Receive interrupt (Receive completion interrupt, Receive FIFO interrupt) Error Interrupt (Vertical parity error interrupt, Trigger error interrupt)
		Various status detection	TSPI modify status, Transmit shift operation, Transmit completion, Transmit FIFO fill level/ empty detection, Receive operation, Receive completion, Receive FIFO fill level /full detection
		DMA request	Transmit:Single DMA request, Burst DMA request Receive: Single DMA request, Burst DMA request
		Trigger communication control	Starting communication by trigger. Refer to the
		Output level of TSPIxTXD during an idle term	High, Low, a last bit data hold, Hi-Z
		Polarity of TSPIxSCK during an idle term	It is Low to during idle term. It is High to during idle term.
		Interval time between frames at the time of burst transfer.	0 x TSPIxSCK cycle to 15 x TSPIxSCK cycles
	Special Control	Idle time at the time of continuously transfer	Period of changing TSPIxCS0/1/2/3 pin to asserted, deasserted, asserted. 1 x TSPIxSCK cycle to 15 x TSPIxSCK cycles
		TSPIxSCK delay of deasert	Time of delay between from TSPIxCS0/1/2/3 is asserted to TSPIxSCK is started. 1 x TSPIxSCK cycle - a 16 x TSPIxSCK cycles
		TSPIxCS0/1/2/3 deassertion delay	Time until TSPIxCS0/1/2/3 pin is deasserted from last data 1 x TSPIxSCK cycle to 16 x TSPIxSCK cycle
		Software reset	Reset by software

Table 1.1	Functional outline (SPI mode, master)

Function cla	assification	Function	A Functional Description or the range
		Data length	The data length can be setup in a 1-bit unit. 8 to 32bits (with no parity) 7 to 31bits (with parity)
	Data Format	Parity	Selection of with parity/without parity is possible. Selection of even parity/odd parity is possible.
		The direction of data transfer	Selection of the LSB first/ MSB first is possible.
		FIFO number of section	Transmission: 8 steps (16bits), 4 steps (32bits) Reception: 8 steps (16bits), 4 steps (32bits)
		Communication Operation mode	Full duplexes (transmission and reception), transmission, reception
	Transceiver Control	Transfer mode	Single transfer (one burst transfer) Burst transfer (2 to 255 times transfer) Continuously transfer (No limit of transfer times specification)
		Data sampling timing	Data is sampled with 2nd edge.
SPI mode		CS control	TSPIxCSIN Polarity: Selection of positive logic/ negative logic is possible.
(Slave)		Interruption	Transmit interrupt (Transmit completion interrupt, Transmit FIFO interrupt) Receive interrupt (Receive completion interrupt, Receive FIFO interrupt) Error Interrupt (Vertical parity error interrupt, Over run interrupt, Under run interrupt)
	Ganged Control	Various status detection	TSPI modify status, Transmit shift operation, Transmit completion, Transmit FIFO fill level/ empty detection, Receive operation, Receive completion, Receive FIFO fill level /full detection
		DMA demand	Transmit:Single DMA request, Burst DMA request Receive: Single DMA request, Burst DMA request
	Special Control	Output level of TSPIxTXD during an idle term	High, Low, a last bit data hold, Hi-Z
		Output level of TSPIxTXD when underrun error occurred	High, Low
		Software reset	Reset by software.

Table 1.2	Functional outline	e (SPI mode, slave)
-----------	--------------------	---------------------

Function classification		Function	A Functional Description or the range	
	Transmission speed Control	Prescaler dividing selection	The clock inputted from the prescaler can be divided 1/1,1/2,1/4up to 1/512.	
		Baud rate generator	The input clock to baud rate generator. dividing $1/N \ge 1/2$ (N= 1 to 16)	
	Data	Data length	The data length can be setup in a 1-bit unit. 8 to 32bits (with no parity) 7 to 31bits (with parity)	
	Format	Parity	Selection of with parity/without parity is possible. Selection of even parity/odd parity is possible.	
		The direction of data transfer	Selection of the LSB first/ MSB first is possible.	
		FIFO number of section	Transmission: 8 steps (16bits), 4 steps (32bits) Reception: 8 steps (16bits), 4 steps (32bits)	
		Communication Operation mode	Full duplexes (transmission and reception), transmission, reception	
	Transceiver Control	Transfer mode	Single transfer (one burst transfer) Burst transfer (2 to 255 times transfer) Continuously transfer (No limit of transfer times specification)	
		Data sampling timing	Data is sampled with 2nd edge.	
SIO mode (Master)	Ganged Control	Interruption	Transmit interrupt (Transmit completion interrupt, Transmit FIFO interrupt) Receive interrupt (Receive completion interrupt, Receive FIFO interrupt) Error Interrupt (Vertical parity error interrupt, Trigger error interrupt)	
		Various status detection	TSPI modify status, Transmit shift operation, Transmit completion, Transmit FIFO fill level/ empty detection, Receive operation, Receive completion, Receive FIFO fill level /full detection	
		DMA demand	Transmit:Single DMA request, Burst DMA request Receive: Single DMA request, Burst DMA request	
		Trigger communication control	Starting communication by trigger. Refer to the "Product Information" on a reference manual for a trigger source.	
	Special Control	Output level of TSPIxTXD during an idle term	High, Low, a last bit data hold, Hi-Z	
		Polarity of TSPIxSCK during an idle term	It is Low to during idle term. It is High to during idle term.	
		Interval time between frames at the time of burst transfer.	0 x TSPIxSCK cycle to 15 x TSPIxSCK cycles	
		Idle time at the time of continuously transfer	1 x TSPIxSCK cycle to 15 x TSPIxSCK cycles	
		Software reset	Reset by software is possible.	

Table 1.3 Functional outline (SIO mode, master)

Function classification		Function	A Functional Description or the range	
	Data Format	Data length	The data length can be setup in a 1-bit unit. 8 to 32bits (with no parity) 7 to 31bits (with parity)	
		Parity	Selection of with parity/without parity is possible. Selection of even parity/odd parity is possible.	
		The direction of data transfer	Selection of the LSB first/ MSB first is possible.	
		FIFO number of section	Transmission: 8 steps (16bits), 4 steps (32bits) Reception: 8 steps (16bits), 4 steps (32bits)	
		Communication Operation mode	Full duplexes (transmission and reception), transmission, reception	
	Transceiver Control	Transfer mode	Single transfer (one burst transfer) Burst transfer (2 to 255 times transfer) Continuously transfer (No limit of transfer times specification)	
		Data sampling timing	Data is sampled with 2nd edge.	
SIO mode (Slave)	Ganged Control	Interruption	Transmit interrupt (Transmit completion interrupt, Transmit FIFO interrupt) Receive interrupt (Receive completion interrupt, Receive FIFO interrupt) Error Interrupt (Vertical parity error interrupt, Over run interrupt, Under run interrupt)	
		Various status detection	TSPI modify status, Transmit shift operation, Transmit completion, Transmit FIFO fill level/ empty detection, Receive operation, Receive completion, Receive FIFO fill level /full detection	
		DMA demand	Transmit:Single DMA request, Burst DMA request Receive: Single DMA request, Burst DMA request	
	Special Control	Final bit hold time of a TSPIxTXD pin	2/f <sub>clk</sub> to 128/f <sub>clk</sub> (Note)	
		Output level of TSPIxTXD during an idle term	High, Low, a last bit data hold, Hi-Z	
		Output level of TSPIxTXD when underrun error occurred	High, Low	
		Software reset	Reset by software is possible.	


Table 1.4	Functional outline	(SIO mode, slave)
-----------	--------------------	-------------------

 Software reset
 Reset by software is possible.

 Note: f<sub>clk</sub> is either the system clock (fsys) or high speed clock (fc), depending on the product. For the details, refer to "Product Information" in Reference manual.

## 2. Configuration

TOSHIBA



The block diagram of the TSPI and the signal list are shown.

Note: Regarding to product, TSPIxCS0 and TSPIxCSIN may be assigned to a different pin. For details, refer to "Input/Output Ports" of reference manual.

No	Signal symbol	Signal name	I/O	Reference manual	
1	f <sub>clk</sub> (Note)	Operation clock	Input	Clock Control and Operation Mode Product Information	
2	ФТ0	Clock for prescaler	Input	Clock Control and Operation Mode	
3	TSPIxSCK	Serial clock output/ Serial clock input	Input/Output	Input/Output Ports	
4	TSPIxCS0	Chip select 0	Output	Input/Output Ports	
5	TSPIxCS1	Chip select 1	Output	Input/Output Ports	
6	TSPIxCS2	Chip select 2	Output	Input/Output Ports	
7	TSPIxCS3	Chip select 3	Output	Input/Output Ports	
8	TSPIxCSIN	Chip select input for slave operation	Input	Input/Output Ports	
9	TSPIxTXD	Serial data of transmission	Output	Input/Output Ports	
10	TSPIxRXD	Serial data of reception	Input	Input/Output Ports	
11	INTTxTX	Transmit interrupt request	Output	Exception	
12	INTTxRX	Receive interrupt request	Output	Exception	
13	INTTxERR	Error interrupt request	Output	Exception	
14	TSPIxTRG	Trigger input for start communication	Input	Product Information	
15	TSPIxTX_DMA	Transmit DMA request	Output	Product Information	
16	TSPIxRX_DMA	Receive DMA request	Output	Product Information	
17	TSPIxTXEND	Transmit Completion	Output	Product Information	
18	TSPIxRXEND	Receive Completion	Output	Product Information	

Table 2.1	List of Signals
	List of orginals

Note: f<sub>clk</sub> is either the system clock (fsys) or high speed clock (fc), depending on the product. For the details, refer to "Product Information" in Reference manual.

## 3. Operation description

### 3.1. Basic operation

#### 3.1.1. Clock supply

When TSPI is used, the corresponding clock enable bits should be set to "1" (Clock supply) in fsys supply stop register A (*[CGFSYSENA]* and *[CGFSYSMENA]*), fsys supply stop register B (*[CGFSYSENB]* and *[CGFSYSMENB]*), fsys supply stop register C (*[CGFSYSMENC]*), and fc supply stop register (*[CGFCEN]*). The corresponding registers and the bit locations depend on a product. Some products do not have all registers. For the details, refer to reference manual "Clock Control and Operation Mode".

When stopping supply of a clock, please check that TSPI has stopped (*[TSPIxCR0]*<TSPIE>=0 (TSPI control)). Moreover, also when you change operational mode to STOP1/STOP2, please check that TSPI has stopped.

#### 3.1.2. Initial setting of TSPI

First, *[TSPIxCR0]*<TSPIE>(TSPI operation control) set as "1". Please perform needed setup, such as communicate mode, transfer mode, and a transfer format, after checking that *[TSPIxSR]*<TSPISUE>(TSPI modify status flag) is "0".

#### 3.1.3. Start and stop transfer

There are two methods for a transfer start in the case of full duplex communication mode and transmitting mode.

- 1. Write Data to data register *[TSPIxDR]*, after wrote "1" to *[TSPIxCR1]* <TRXE> for enable communication.
- 2. Write "1" to [TSPIxCR1]<TRXE>, after wrote data to data register [TSPIxDR].

In the case of receiving mode, reception is started shortly after setting to [TSPIxCR1]<TRXE>=1.

In order to stop transfer, please set "0" to *[TSPIxCR1]*<TRXE>. In single transfer burst transfer and continuously transfer, transfer is performed to the last of the frame under transfer.,

After stopped, TSPIxSCK, TSPIxCS0/1/2/3, and TSPIxTXD will be in an idle state. Please refer to "3.3.7. Special control".

If a transfer is enabled again after stopping transfer in a burst mode, operation will be started from the beginning of the stopped burst transfer.

## 3.2. Data Format

When specifying the transfer direction MSB/LSB first and frame length, set up **[TSPIxFMTR0]**(TSPI format control register 0). When specifying the enable parity and even/odd parity, set up **[TSPIxFMTR1]**(TSPI format control register 1).

Note: When the parity function is enabled, data length is 31 bits at maximum.




Figure 3.1 Data format

#### 3.2.1. Data Format without Parity

If data format is without parity bit, the length of frame must be the same as the length of data. For example, when the length of data is 10-bit, set "001010" to *[TSPIxFMTR0]*<FL[5:0]>. The data in the transmit FIFO is transferred remaining unchanged to the shift register.

#### (1) MSB First Transfer (32-bit data, without parity, 32-bit frame length)

Figure 3.2 shows a transmit/receive operation (without parity, MSB first, 32-bit data length).

In the transmission, data in the transmit FIFO is copied to D31 through D0 in the shift register.

Transmit data copied to shift register is transferred sequentially from D31 through D0 on serial clock.

In the reception, receive data is stored in the D0 of the shift register. Shift operation repeats on serial clock. If the shift register stores 32-bit reception data, data is copied to the receive FIFO.




Figure 3.2 MSB first (32-bit data without a parity bit)

#### (2) MSB First Transfer (16-bit data without a parity bit, 16-bit data frame length)

Figure 3.3 shows a transmit/receive operation (without parity, MSB first, 32-bit data length).

In the transmission, data in the transmit FIFO is copied to D15 through D0 in the shift register.

Transmit data copied to shift register is transferred sequentially from D15 through D0 on serial clock.

In the reception, receive data is stored in the D0 of the shift register. Shift operation repeats on serial clock. If the shift register stores 16-bit reception data, data is copied to the receive FIFO.




Figure 3.3 MSB first (16-bit data without a parity bit)

#### (3) LSB First Transfer (32-bit data without a parity bit, 32-bit frame length)

Figure 3.4 shows a 32-bit data length transmit/receive operation when parity function is disabled.

In the transmission, data in the transmit FIFO is sorted bit by bit when the data is copied to the shift register. Transmit data copied to the shift register is transferred from D0 until reaching 32-bit shifted data on serial clock.

In the reception, receive data is stored in D31 of the shift register. Shift operation repeats on serial clock. If the shift register stores 32-bit reception data, data is sorted bit by bit and copied to the receive FIFO.




Figure 3.4 LSB first (32-bit data without a parity bit)

#### (4) LSB First Transfer (16-bit data without a parity bit, 16-bit frame length)

Figure 3.5 shows a 16-data length transmit/receive operation (without a parity bit, MSB first, 32-bit data length).

In the transmission, data in the transmit FIFO is sorted bit by bit when the data is copied to the shift register. Transmit data copied to shift register is transferred from D15 until reaching 16-bit shifted data on serial clock.

In the reception, receive data is stored in the D15 of the shift register. Shift operation repeats on serial clock. If the shift register stores 16-bit reception data, data is sorted bit by bit and copied to the receive FIFO.




Figure 3.5 LSB first (16-bit data without a parity bit)

#### 3.2.2. Data Format with a Parity

If data format is with parity bit, frame length is specified as a data length including a parity bit. For example, when data length is 10-bit, set "001011" to *[TSPIxFMTR0]*<FL[5:0]>.

If data format is with parity bit, a parity bit is automatically added to data in the transmit FIFO and the data is copied to shift register. the parity bit is also automatically deleted from receive data in the shift register and the data is copied to the receive FIFO.

#### (1) MSB first transfer (31-bit data with parity, 32-bit frame length)

Figure 3.6 shows a 31-bit data length transmit/receive operation (with a parity bit, MSB first, 31-bit data length). A frame length is 32-bit data length including a parity bit.

In the transmission, data D30 through D0 in the transmit FIFO are copied to D31 through D1 in the shift register. At the same time, a parity is calculated using data D31 through D1 in the shift register.

The result is stored in the D0 in the shift register.

Subsequently, transmit data in the shift register and parity data are sequentially transferred from D31 through D0 in the shift register on serial clock

In the reception, receive data is stored in D0 of the shift register. Shift operation repeats on serial clock. If the shift register stores 32-bit reception data, data is copied to the receive FIFO except a parity bit.




Figure 3.6 MSB first (31-bit data with a parity)

#### (2) MSB first transfer (15-bit data with parity, frame length is 16-bit)

Figure 3.7 shows a 15-bit data length transmit/receive operation (with a parity bit, MSB first, 15-bit data length). A frame length is 16-bit data length including a parity bit.

In the transmission, data D14 through D0 in the transmit FIFO is copied to D15 through D1 in the shift register. At the same time, a parity is calculated using data D14 through D0. The result is stored in D0 in the shift register.

Subsequently, transmit data in the shift register and parity data are sequentially transferred from D15 through D0 in the shift register on serial clock

In the reception, receive data is stored in D0 of the shift register. Shift operation repeats on serial clock. If the shift register stores 16-bit reception data, data is copied to the receive FIFO except a parity bit.




Figure 3.7 MSB first (15-bit data with parity)

#### (3) LSB first transfer (31-bit data with parity; frame length is 32-bit)

Figure 3.8 shows a 31-bit data length transmit/receive operation (with a parity bit, LSB first, 31-bit data length).

In the transmission, data D30 through D0 in the transmit FIFO is sorted bit by bit and the data is copied to bit 31 through bit 1 in the shift register. At the same time, a parity is calculated using data D30 through D0. The result is stored in the D0 in the shift register.

Consequently, transmit data in the shift register and a parity data are sequentially transferred from D31 to D0 in the shift register on serial clock.

In the reception, receive data is stored in the D0 of the shift register. Shift operation repeats on serial clock. If the shift register stores 31-bit reception data, only data excluding a parity bit is copied to the receive FIFO.




Figure 3.8 LSB first (31-bit data with parity)

#### (4) LSB first transfer (15-bit data with a parity bit, 16-bit frame length)

Figure 3.9 shows a 15-bit data length transmit/receive operation (with a parity bit, LSB first, 15-bit data length). A frame length is 16-bit data length including a parity bit.

In the transmission, data D14 through D0 in the transmit FIFO are sorted bit by bit and the data is copied to D17 from D31 in the shift register. At the same time, a parity is calculated using data D14 through D0. The result is stored in the D16 in the shift register.

Subsequently, transmit data in the shift register and parity data are sequentially transferred from D31 through D16 in the shift register on serial clock.

In the reception, receive data is stored in the D0 of the shift register. Shift operation repeats on serial clock. If the shift register stores 16-bit reception data, only data excluding a parity bit is copied to the receive FIFO.




Figure 3.9 LSB first (15-bit data with parity)

## 3.3. Operation

#### 3.3.1. Transfer clock

#### 3.3.1.1. Master operation

The transfer clock generation circuit is shown Figure 3.10.




Figure 3.10 Transfer clock generation circuit

The prescaler dividing  $\Phi$ T0 from 1/1 to 1/512 ( $\Phi$ T0 to  $\Phi$ T256). Divided clock can be selected by *[TSPIxBR]*<BRCK>.

The example of calculation of transfer clock frequency (transfer clock) is shown below.

transfer clock =  $\Phi T0 \times [TSPIxBR] < BRCK> (1/x) \times [TSPIxBR] < BRS> (1/N) \times 1/2$ (x= 1,2,4,8,16 to 256, 512, N= 1,2,3,4, to 16)

At this time, please keep below condition

The case of *[TSPIxCR2]*<RXDLY>=0,  $1/2 \times f_{clk}$  = transfer clock The case of *[TSPIxCR2]* <RXDLY>=1,  $1/4 \times f_{clk}$  ≥ transfer clock and  $f_{clk}$ ≥ $\Phi$ T0

#### Table 3.1 Example of $f_{clk}/\Phi T0/\Phi Tx/$ transfer clock and usability

transfer clock $-\Psi_1 x/2$ product transfer clock $\ge 20MHZ$				
f <sub>clk</sub> (MHz)	ΦT0(MHz)	ΦTx(MHz)	transfer clock TSPIxSCK(MHz)	Usability
160	160	80	40	-
160	160	40	20	$\checkmark$
160	80	40	20	$\checkmark$
160	40	40	20	$\checkmark$
160	20	20	20	-
160	20	20	10	$\checkmark$
120	120	60	30	-
120	60	60	30	-
120	120	30	15	$\checkmark$
120	30	30	15	$\checkmark$
100	100	50	25	-
100	100	25	12.5	$\checkmark$
100	50	25	25	-
100	50	25	12.5	$\checkmark$
80	80	40	20	$\checkmark$
80	40	40	20	$\checkmark$
80	20	20	20	-
80	20	20	10	$\checkmark$

Condition: *[TSPIxCR2]*<RXDLY>=1, f<sub>clk</sub> /transfer clock≥4, transfer clock=ΦTx/2 product transfer clock≤20MHz

✓:Can be used, -:Cannot be used

Condition: *[TSPIxCR2]*<RXDLY>=0, f<sub>clk</sub>/TSPIxSCK≥2, transfer clock=ΦTx/2, product transfer clock≤20MHz

f <sub>cik</sub> (MHz)	ΦT0(MHz)	ΦTx(MHz)	transfer clock TSPIxSCK(MHz)	Usability
40	40	40	20	✓
40	20	20	20	-
40	20	20	10	$\checkmark$
40	10	10	10	-
20	20	10	10	-
20	10	10	5	$\checkmark$

✓:Can be used, -:Cannot be used

- Note1: Regarding to maximum operation frequency and maximum transfer clock, please refer to "Electric Characteristics" of datasheet.
- Note2: f<sub>clk</sub> is either the system clock (fsys) or high speed clock (fc), depending on the product. For the details, refer to "Product Information" in Reference manual.

#### 3.3.1.2. Slave operation

Set the transfer clock frequency so that the following condition is satisfied.

 $1/2 \times f_{clk} \! \geq \! transfer \; clock$ 

Note: fclk is either the system clock (fsys) or high speed clock (fc), depending on the product. For the details, refer to "Product Information" in Reference manual.

#### 3.3.2. Communication mode

The TSPI has two communication modes: SIO mode and SPI mode. Communication mode is specified by *[TSPIxCR1]*<TSPIMS>.

#### 3.3.2.1. SPI mode

When write "0" to *[TSPIxCR1]*<TSPIMS>(Communication mode selection), the TSPI operates in SPI mode.

In SPI mode, one master device can be connected with four slave devices via TSPIxSCK(clock input/output), TSPIxCS0/1/2/3(Chip select output), TSPIxCSIN(Chip select input), TSPIxTXD(data transmission), and TSPIxRXD(data reception).

In addition, maximum four chip select signal Output(TSPIxCS0/1/2/3) are built-in, and it can communicate with four external slave devices. Moreover, one chip select signal input(TSPIxCSIN) is built-in, and it can communicate with one master device.

- Note: The number of chip select outputs(TSPIxCS0/1/2/3) are different product by product. Please refer to the datasheet and reference manual "Product Information".
- Master operation

The TSPI outputs a chip select signal from TSPIxCS0/1/2/3 and outputs a clock from TSPIxSCK. The TSPI operates synchronously with TSPIxSCK.

• Slave operation

The TSPI receives a chip select signal input via TSPIxCSIN pin and operates synchronously with TSPIxSCK. When a chip select signal is invalid, TSPIxSCK is ignored.

#### 3.3.2.2. SIO mode

When write "1" to *[TSPIxCR1]*<TSPIMS>(Communication mode selection), the TSPI operates in SIO mode.

In SIO mode, one master device can be connected with one slave device via TSPIxSCK(clock input/output), TSPIxTXD(data transmission), TSPIxRXD(data reception).

• Master operation

The TSPI outputs a clock from TSPIxSCK and operates synchronously with TSPIxSCK.

• Slave operation

The TSPI receives a clock from TSPIxSCK and operates synchronously with TSPIxSCK.

Note: When using SIO mode, do not select TSPIxCS0/1/2/3 and TSPIxCSIN in port setting.

#### 3.3.2.3. Master / Slave selection

The TSPI operates as Master (the device outputs transfer clock) or Slave (transfer clock is input to the device). When "0" is set to *[TSPIxCR1]*<MSTR>, the TSPI operates as Slave. When "1" is set to *[TSPIxCR1]*<MSTR>, the TSPI operates as Master.

#### 3.3.3. Buffer Structure

The transmit buffer and receive buffer are independent respectively. Each buffer has a double-buffering structure consisting of the FIFO and 32-bit width shift register.

There are the transmit FIFO and receive FIFO. Each FIFO is 16-bit width and 8-stage. Settable FIFO level varies depending on the data length.

	Settable fill level		
Data	Transmit FIFO <i>[TSPIxCR2]</i> <til[3:0]></til[3:0]>	Receive FIFO [TSPIxCR2] <ril[3:0]></ril[3:0]>	
7 to 16bit	0 to 7	1 to 8	
17 to 32bit	0 to 3	1 to 4	

Table 3.2 Data format and settable fill level

Note: Set a value within the settable fill level. If a value outside of the settable fill level is set, the operation is not guaranteed.

#### 3.3.3.1. Data Length and FIFO Operation

Data register is 32-bit width. The FIFO of the TSPI adjusts data to 32-bit width for most efficient DMA transfer. The following description is an example of receive FIFO operation. Transmission is the same operation except data direction.

Received data are indicated as f0 and f1 in each frame. f0 indicates the first frame; f1 indicates the second frame. Also, the upper byte and lower byte in one frame indicate as f1 (H) and f1 (L) respectively.

#### (1) Data length 7-bit to 16-bit

If 7-bit to 16-bit data length are used, one stage of the FIFO is used to store one frame data. The FIFO is 8 stages, so that it can store data up to 8 stage levels.




Figure 3.11 Operation in 7 to 16-bit data length

Input data to TSPIxRXD is captured by the shift register.

When a certain frame length is transferred, if the FIFO has space, received data in the shift register is copied to the FIFO. Data is stacked in the FIFO in the order starting from f0, f1, f2, f3, f4, f5, f6 and f7.

If the DMAC or CPU reads data register, the contents of the stage in the receive FIFO directed by the receive FIFO pointer are read.

On the first read operation, the contents f0 of the first stage of the FIFO is copied to the lower 16 bits in the data register. The upper 16 bits in the data register become undefined.

The receive FIFO pointer is incremented by one and directs the second stage of the FIFO.

On the second read operation, the contents fl is copied to the lower 16 bits in the data register.

The receive FIFO pointer is incremented by one and directs the third stage of the FIFO.

In the subsequent frames, the receive pointer is incremented on reading operations, the contents are copied to the lower 16 bits in the data register.

#### (2) Data length 17 to 32-bit

If 17 to 32-bit data length are used, two stages of the FIFO are used for one frame. The FIFO has 8 stages, so that it can store four frame data up to four stage levels.




Figure 3.12 Operation in 17 to 32-bit data length

Input data to TSPIxRXD is captured in the shift register.

When a certain frame length is transferred, if the FIFO has a space, received data in shift register is copied to the FIFO. Data is stacked in the FIFO in the order starting from f0 (L), f0 (H). In the next frame, data is copied and stacked in the FIFO in the order starting from f1 (L), f1 (H), f2 (L), f2 (H), f3 (L), and f3 (H).

If the DMAC or CPU reads data register, contents of the stage in receive FIFO directed by receive FIFO pointer is read.

On the first read operation, the first stage f0 (L) of the FIFO is copied to the lower 16 bits in the data register. The contents in the second stage f0 (H) of the FIFO is copied to the upper 16 bits in data register.

The receive FIFO pointer is incremented by two and directs the third stage of the FIFO.


On the second read operation, f1 is read in the same manner as f0. The receive FIFO pointer directs fifth stage of the FIFO.

In the subsequent frames, the receive pointer is incremented by two on reading operations, and the contents fm (L) are copied to the lower 16 bits in the data register; the contents fm (H) are copied to the upper 16 bits in the data register.

#### 3.3.4. Communication Operation mode

#### 3.3.4.1. Full duplex communication mode

Figure 3.13 shows an operation example of full duplex communication in continuously transfer (32-bit frame length, no parity, one-stage of FIFO). (*[TSPIxCR2]*<TIDLE[1:0]>=10)






- a) Write "1" to *[TSPIxCR1]*<TRXE> to enable communications,
- b) Write data to *[TSPIxDR]*.
- c) If data is written to *[TSPIxDR]*, the data is written to the stage of FIFO directed by internal transmit FIFO pointer.
- d) Since one stage of data is buffered in the transmit FIFO, *[TSPIxSR]*<TLVL> becomes "1".
- e) Buffered data in the transmit FIFO is copied to the shift register, so that *[TSPIxSR]*<TLVL> becomes "0". After a serial clock delay time (t<sub>a</sub>) specified by *[TSPIxFMTR0]*<CSSCKDL> has elapsed, TSPIxSCK starts outputting serial clock.
- f) Since *[TSPIxSR]*<TLVL> changes to "0" from "1", a transmit FIFO interrupt (or transmit DMA request) occurs.
- g) On the last rising edge of serial clock, all bits of receive data are captured by the receive shift register and copied to the receive FIFO. After a CS deassert delay time (t<sub>b</sub>) specified by *[TSPIxFMTR0]*<SCKCSDL> has elapsed after the last rising edge of serial clock, TSPIxCS0 is deasserted so that a transmit completion





interrupt and a receive completion interrupt occur.

- h) Since one stage of the receive FIFO is buffered, *[TSPIxSR]*<RLVL> becomes "1".
- i) Since *[TSPIxSR]*<RLVL> changes to "1" from "0", a receive FIFO interrupt (or receive DMA request) occurs.
- j) Until the minimum idle time (t<sub>d</sub>) specified by *[TSPIxFMTR0]*<CSINT> has elapsed after TSPIxCS0 is deasserted, serial transfer does not start and TSPIxCS0 remains deasserted. After the minimum idle time (t<sub>d</sub>) has elapsed, TSPIxCS0 is asserted and serial transfer starts.

#### 3.3.4.2. Transmit mode








- a) Write "1" to *[TSPIxCR1]*<TRXE> to enable the communications
- b) Write data to [TSPIxDR].
- c) If data is written to *[TSPIxDR]*, data is written to a stage of FIFO directed by internal transmit FIFO pointer.
- d) Since one stage of data is buffered to the transmit FIFO, [TSPIxSR]<TLVL> becomes "1".
- e) Since buffered data in the transmit FIFO is copied to the shift register, [TSPIxSR]<TLVL> becomes "0". After a serial clock delay time (t<sub>a</sub>) specified by [TSPIxFMTR0]<CSSCKDL> has elapsed, TSPIxSCK starts outputting serial clock.
- f) Since *[TSPIxSR]*<TLVL> changed to "0" from "1", a transmit FIFO interrupt (or transmit DMA request) occurs.
- g) Until the minimum idle time (t<sub>d</sub>) specified by *[TSPIxFMTR0]*<CSINT> has elapsed after TSPIxCS0 is deasserted, serial transfer does not start and TSPIxCS0 remains deasserted. After the minimum idle time (t<sub>d</sub>) has elapsed, TSPIxCS0 is asserted and serial transfer starts.

#### 3.3.4.3. Receive mode

Figure 3.15 shows an operation example of continuously transfer (32-bit length, no parity, one stage of FIFO) in receive mode. (*[TSPIxCR2]*<TIDLE[1:0]>=10)



#### Figure 3.15 Operation example in receive mode

- a) Write "1" to *[TSPIxCR1]*<TRXE> to enable the communications. Since receive FIFO is not full, TSPIxCS0 is immediately asserted and serial clock transfer starts.
- b) After a serial clock delay time (t<sub>a</sub>) specified by *[TSPIxFMTR0]*<CSSCKDL> has elapsed, serial clock starts outputting from TSPIxSCK.
- c) On the last rising edge of serial clock, all bits of receive data are captured in the receive shift register and the data is copied to the receive FIFO.
- d) Since one stage data is buffered to the receive FIFO, *[TSPIxSR]*<RLVL> becomes "1".
- e) Since *[TSPIxSR]*<RLVL> changed to "1" from "0", a receive FIFO interrupt (or receive DMA request) occurs.
- f) After a CS deasserted delay time (t<sub>b</sub>) specified by *[TSPIxFMTR0]*<SCKCSDL> has elapsed after the last rising edge of serial clock, TSPIxCS0 is deasserted and a receive completion interrupt occurs.
- g) Until the minimum idle time (t<sub>d</sub>) specified by *[TSPIxFMTR0]*<CSINT> has elapsed after TSPIxCS0 is deasserted, serial transfer does not start and TSPIxCS0 remains deasserted. After the minimum idle time (t<sub>d</sub>) has elapsed, TSPIxCS0 is asserted and serial transfer starts if the receive FIFO is not full.

#### 3.3.5. Transfer mode

A transfer mode consists of three modes: single transfer, burst transfer and continuously transfer. Single transfer can transfer one frame of data; burst transfer can transfer multiple frames of data; continuously transfer can transfer without specifying the number of transfer frames.

Transfer mode is set by the frame specified in *[TSPIxCR1]*<FC[7:0]>.

#### 3.3.5.1. Single transfer

Single transfer is the mode that can transfer one frame. The one frame transfer of burst transfer is called single transfer. In the case of the master in SPI mode, TSPIxCS0/1/2/3 is asserted during transfer of one frame, and TSPIxCS0/1/2/3 is deasserted when the transfer is completed.

#### 3.3.5.2. Burst transfer

Burst transfer is the transfer mode that can consecutively transfer multiple frames.

In SPI mode, TSPIxCS0/1/2/3 keeps asserted condition while specified frames are transferring. TSPIxCS0/1/2/3 is deasserted when the transfer of frame is completed.

#### 3.3.5.3. Continuously transfer

It is the mode which repeats the burst transfer of one frame without specifying the number of transfer frames. In SPI mode, in the case of a master, TSPIxCS0/1/2/3 are certainly deasserted for every one-frame transfer, and TSPIxCS0/1/2/3 are asserted at the time of transfer of the following frame.

### 3.3.6. Data sampling timing

The data sampling timing can be set by *[TSPIxFMTR0]*<CKPHA> (Edge selection register for the serial clock). When *[TSPIxFMTR0]*<CKPHA> = 1 is set, data is sampled by the second edge. And when, *[TSPIxFMTR0]*<CKPHA>=0, by the first edge.

Table 3.3 is shown Usability of communication mode and data sampling timing. And Table 3.4 is shown Data capture timing.

 Table 3.3
 Usability of communication mode and data sampling timing


Data	SPI n	node	SIO mode		
Sampling Timing	Master Operation	Slave Operation	Master Operation	Slave Operation	
2nd edge	✓	✓	✓	✓	
1st edge	✓	-	-	-	

 $\checkmark$  : Can be used,  $\rightarrow$  : Cannot be used

Polarity of idle period of TSPIxSCK	Data capture timing <i>[TSPIxFMTR0]</i> <ckpha></ckpha>		
[TSPIxFMTR0] <ckpol></ckpol>	0 (1st edge sampling)	1 (2nd edge sampling)	
0 (Polarity of idle period is "Low")	Rising edge	Falling edge	
1 (Polarity of idle period is "High")	Falling edge	Rising edge	


#### Table 3.4 Data capture timing







#### [SPI mode(master) 2nd edge data sampling<CKPHA>=1]















#### [SPI mode(slave) 2nd edge data sampling<CKPHA>=1]



[SIO mode(master)2nd edge data sampling<CKPHA>=1]







#### Figure 3.19 Data sampling timing of SIO mode (slave)

## 3.3.7. Special control

### 3.3.7.1. Polarity of TSPIxCS0/1/2/3 signal and generation timing

The polarity of TSPIxCS0/1/2/3 can be individually selected by **[TSPIxFMTR0]**<CSnPOL>(polarity register of TSPIxCS0/1/2/3/). In the case of **[TSPIxFMTR0]**<CSnPOL>=0, it becomes negative logic and **[TSPIxFMTR0]**<CSnPOL>=1, it becomes positive logic.

Moreover, the generating timing of TSPIxCS0/1/2/3 can be set up as follows.

(1) Serial clock delay

"t<sub>a</sub>" is a delay time from the time when TSPIxCS0/1/2/3 is asserted until the transmit clock (TSPIxSCK) changes. To set a serial clock delay time, set *[TSPIxFMTR0]*<CSSCKDL>.

(2) TSPIxCS0/1/2/3/ deassert delay


" $t_b$ " is a delay time from the time when TSPIxCS0/1/2/3 is deasserted after serial transfer completion. To set a TSPIxCS0/1/2/3 deassert delay time, set **[TSPIxFMTR0]**<SCKCSDL>.


(3) Interval time between frames in the burst transfer

"t<sub>c</sub>" is an interval time between frames in the burst transfer. To set an interval time between frames, set *[TSPIxFMTR0]*<FINT>.

(4) Minimum idle time

"t<sub>d</sub>" is a minimum wait time from the time when TSPIxCS0/1/2/3 is deasserted and then until TSPIxCS0/1/2/3 is asserted again. To set the minimum idle time, set **[TSPIxFMTR0]**<CSINT>.





### 3.3.7.2. Polarity of the Clock

To select a polarity of the clock, set [TSPIxFMTR0]<CKPOL>.

When *[TSPIxFMTR0]*<CKPOL>=0, TSPIxSCK outputs "Low" level signal during idle period and the first clock edge is a rising edge.

When *[TSPIxFMTR0]*<CKPOL>=1, TSPIxSCK outputs "High" level signal during idle period and the first clock edge is a falling edge.

### 3.3.7.3. TSPIxTXD Output during Idle

The level of TSPIxTXD output during idle state can be selected by *[TSPIxCR2]*<TIDLE[1:0]> (output value fixed functional control register at the time of an idle).

The output value of TSPIxTXD which is according to a set up data at set up timing of *[TSPIxCR2]* <TIDLE[1:0]>. However, in master operation, when "Fix to Low"(<TIDLE[1:0]>=10) or "Fix to High" (<TIDLE[1:0]>=11) is once selected. And re-select to "Last data in previous transmission" (<TIDLE[1:0]>=01) immediately after. Then TSPIxTXD is kept previous setting until starts next transmission.


When a underrun error occurs with a final data output at the time of slave operation, the value specified in the *[TSPIxCR2]*<TXDEMP> is outputted during frame transmission, and it changes to the data output value performed at the end by the end of transmission.

The frame interval period during burst transfer keep the last data of previous transfer. "High" is output if there is no data equivalent to the last data of the previous transfer, such as immediately after reset release.

<b>[TSPIxCR2]</b> <tidle[1:0]></tidle[1:0]>	Output
00	Hi-Z
01	Last data of the previous transfer
10	Low
11	High

Table 3.5 TSPIxTXD output during idle state


Note: When transmitting by master operation of SIO mode, undefined value is output one clock (TSPIxSCK) early before transmission starts.



#### [TSPIxCR2]<TIDLE[1:0]>=10,[TSPIxFMTR0]<CKHPA>=1: Example of outputting low at idle



[TSPIxCR2]<TIDLE[1:0]>=10, [TSPIxFMTR0]<CKHPA>=1: Example of outputting low at idle



### Figure 3.22 Idle state in SIO mode and the transmit pin status

### 3.3.8. Communication control by trigger

In the master operation, when *[TXPIxCR1]*<TRGEN> is set to "1", the function of the starting communication by generating of a trigger can be used.

If "1" is set as *[TSPIxCR1]*<TRGEN>, when communication is not performed, it will be waiting for a trigger. If a trigger is inputted, it will be automatically set to *[TSPIxCR1]*<TRXE>=1, and communication will be started. After communication is completed, it will be automatically set to *[TSPIxCR1]*<TRXE>=0 and will be waiting for a trigger.

When you use a trigger start function, please set it as *TSPIxCR1J*<TRXE>=0. Moreover, *TSPIxCR1J*<FC>=0 (continuously transferring) cannot use.

When using Trigger transfer control, please refer to Reference manual of "Product Information" to confirm which trigger can use.

The operation of each transmission and reception is as follows.

(1) Reception operation

A trigger is inputted, and if FIFO is not full, the receiving start and the clock will be outputted.

When FIFO is not full, reception is continued. And when FIFO is full clock output will be stopped. After the number of transferring which set as *[TSPIxCR1]*<FC> is completed, a clock output is stopped and reception is terminated.

A trigger will be ignored if a trigger is inputted when FIFO is full. Moreover, error interruption is outputted and a flag (*[TSPIxERR]*<TRGERR>) is set.

Please refer to "3.3.9.3. Error Interruption" for details.

(2) Transmission operation

When the data is in FIFO, a trigger is inputted, the transmission start and the clock will be outputted.

When the data is in FIFO, transmission is continued. And when FIFO is empty clock output will be stopped. After the number of transferring which set as *[TSPIxCR1]*<FC> is completed, a clock output is stopped and transmission is terminated.

A trigger will be ignored if a trigger is inputted when FIFO is empty. Moreover, error interruption is outputted and a flag (*[TSPIxERR]*<TRGERR>) is set. Please refer to "3.3.9.3. Error Interruption" for details.

(3) Receiving trigger

It receives when communication is not performed. And the trigger input under communicating is ignored. Enter the next trigger after the communication is completed.

### 3.3.9. Interrupt Request

The TSPI has three types of interrupts: receive interrupt, transmit interrupt and error interrupt. Each interrupt is an output consisting of some signals related to interrupts. They are enabled/disabled respectively.

Interrupt request	Interrupt event	Enable register					
Transmit interrunt	Transmit completion interrupt	[TSPIxCR2] <inttxwe></inttxwe>					
Transmit interrupt	Transmit FIFO interrupt	[TSPIxCR2] <inttxfe></inttxfe>					
	Receive completion interrupt	[TSPIxCR2] <intrxwe></intrxwe>					
Receive interrupt	Receive FIFO interrupt	[TSPIxCR2] <intrxfe></intrxfe>					
	Vertical parity error interrupt						
Error interrupt	Overrun error interrupt	<b>[TSPIxCR2]</b> <interr></interr>					
	Underrun error interrupt						
	Trigger error interrupt						

Table 3.6 Interrupt events and requests




Figure 3.23 Circuit of interrupt request

### 3.3.9.1. Transmit Completion Interrupt/Receive Completion Interrupt

#### (1) Master operation

Each single transfer, burst transfer and continuously transfer, transmit completion interrupt occurs (Note) when TSPIxCS0/1/2/3 is deasserted in transmission or full duplex communications.

Each single transfer, burst transfer and continuously transfer, receive completion interrupt occurs (Note) when TSPIxCS0/1/2/3 is deasserted in reception or full duplex communications.

Note: When use SIO mode, it cannot confirm the TSPIxCS0/1/2/3 deassertion. The timing of interrupt occurrence is depends on value of *[TSPIxFRMR0]*<SCKCSDL>.

(2) Slave operation

A transmit completion interrupt occurs in transmission or full-duplex communication. A transmit completion interrupt occurs at the timing of one frame transfer completion in single transfer or continuous transfer, or at the end of the last frame transfer in burst transfer. A reception completion interrupt occurs in receive or full-duplex communication. The receive completion interrupt occurs at the timing of one frame transfer completion in the case of single transfer or continuous transfer, or at the end of the last frame transfer or continuous transfer, or at the end of the last frame transfer or continuous transfer, or at the end of the last frame transfer in the case of burst transfer.

#### 3.3.9.2. Transmit FIFO Interrupt/Receive FIFO Interrupt

A transmit FIFO interrupt occurs when the following conditions are met.

- *[TSPIxSR]*<TLVL[3:0]> is greater one than the transmit FIFO interrupt condition (fill level) specified in *[TSPIxCR2]*<TIL[3:0]>.
- Data is transferred from the transmit FIFO to the transmit shift register. fill level of the transmit FIFO is decreased by one, and the level is changed to the same value of transmit interrupt generation condition (fill level).

A transmit FIFO interrupt occurs when the following conditions are met.

- *[TSPIxSR]*<RLVL[3:0]> is less one than receive interrupt generation condition (fill level) specified in *[TSPIxCR2]*<RIL[3:0]>.
- Data is transferred from the receive shift register to the receive FIFO. fill level of the receive FIFO is increased by one, and the level is changed to the same value of receive interrupt generation condition (fill level).

#### 3.3.9.3. Error Interruption

The following error interrupt is generated. In case, please process appropriately.

#### (1) Parity Error Interrupt

When a parity error is detected, a parity error interrupt is generated.

If a parity is enabled, a parity is calculated using received data that is received one bit previous to the last data of the frame.

The calculated parity is compared with the received parity that is the last bit of frame. If they do not match, a parity error interrupt occurs.

An interrupt generates when receive frame data is stored to the receive FIFO.


#### (2) Overrun error interrupt and underrun error interrupt

An underrun and overrun errors occur in slave mode.

An underrun error occurs when data does not exist in the transmit FIFO after data in the shift register is transferred completely if the next transfer clock is input.

An overrun error occurs when the receive FIFO is full and receive shift register contains data if the next transfer clock is input.

Data in the frame where an overrun occurs is not received. Thus, the contents of the receive FIFO and receive shift register are not updated.



#### Figure 3.24 Overrun error and underrun error

Note1: It depends on *[TSPIxCR2]*<TIDLE[1:0]> of settings. Note2: It depends on *[TSPIxCR2]*<TXDEMP> of settings.

#### (3) Trigger error interrupt

In the master operation, it is set when communication by a trigger input is not able to be started in the trigger communication control is enable (*[TSPIxCR1]*<TRGEN>=1) state.

#### 3.3.10. DMA request

The DMA request has the transmit and receive request. These request have the single and burst request.

Supported DMA requests depend on the product. Please refer to reference manual of "Product Information" for details.

#### 3.3.10.1. Transmit DMA request

The single DMA request of transmission and a burst DMA request of transmission will be enabled when *[TSPIxCR2]*<DMATE> is set to "1".

When FIFO has one or more stages, a single request occurs.

A burst transmit DMA request occurs when a value of *[TSPIxSR]*<TLVL[3:0]> indicating current value of fill level is equal or less than transmit interrupt generation condition (fill level) specified in *[TSPIxCR2]*<TIL[3:0]>. If *[TSPIxSR]*<TLVL[3:0]> is still equal or less than the fill level after completion of DMA transfer, a burst transmit DMA request occurs again.

#### 3.3.10.2. Receive DMA request

The single DMA request of receive and a burst DMA request of receive will be enabled when *[TSPIxCR2]*<DMARE> is set to "1".

When FIFO has one or more data, a single request occurs.

A burst receive DMA request occurs when a value of *[TSPIxSR]*<RLVL[3:0]> indicating current value of fill level is equal or greater than receive interrupt generation condition (fill level) specified in *[TSPIxCR2]*<RIL[3:0]>. If *[TSPIxSR]*<RLVL[3:0]> is still equal or greater than *[TSPIxCR2]*<RIL[3:0]> after completion of DMA transfer, a burst receive DMA request occurs again.

### 3.3.11. Coordinated movements by the completion of communication

It can cooperate with other functions, such as starting of a timer counter, with the signal of the completion of the completion of transmitting/ reception. Please refer to the reference manual "Product Information" for details.

#### 3.3.12. Software reset

TSPI can be initialized, being able to apply reset by software. Please refer to "4.2.1 *[TSPIxCR0]* (TSPI control register 0)" for details.

## 4. Registers

## 4.1. Register List

The following table lists the control registers and addresses.

Peripheral	Function	Channel/Unit		Base address	Base address	
renpheral	name	Chaimei/Onit	TYPE1	TYPE2	TYPE3	
		ch0	0x40098000	0x400CA000	0x4006A000	
		ch1	0x40099000	0x400CA400	0x4006A400	
		ch2	0x4009A000	0x400CA800	0x4006A800	
	TSPI	ch3	0x4009B000	0x400CAC00	0x4006AC00	
		ch4	0x4009C000	0x400CB000	0x4006B000	
Carial Davinh and Interface		ch5	0x4009D000	0x400CB400	0x4006B400	
Serial Peripheral Interface		ch6	0x4009E000	0x400CB800	0x4006B800	
		ch7	0x4009F000	0x400CBC00	0x4006BC00	
		ch8	0x40096000	0x400CC000	0x4006C000	
		ch9	0x40097000	0x400CC400	0x4006C400	
		ch10	-	0x400CC800	0x4006C800	
		ch11	-	0x400CCC00	0x4006CC00	

Note: The channel/unit and base address type are different by products. Please refer to "Product Information" of the reference manual for the details.

Register name (x= Channel nu	Address(Base+)	
TSPI Control Register 0	[TSPIxCR0]	0x0000
TSPI Control Register 1	[TSPIxCR1]	0x0004
TSPI Control Register 2	[TSPIxCR2]	0x0008
TSPI Control Register 3	[TSPIxCR3]	0x000C
TSPI Baud Rate Register	[TSPIxBR]	0x0010
TSPI Format Control Register 0	[TSPIxFMTR0]	0x0014
TSPI Format Control Register 1	[TSPIxFMTR1]	0x0018
TSPI Data Register	[TSPIxDR]	0x0100
TSPI Status Register	[TSPIxSR]	0x0200
TSPI Error Flag Register	[TSPIxERR]	0x0204

Note: Registers except *[TSPIxCR0]*<SWRST>, *[TSPIxCR1]*<TRXE>, *[TSPIxDR]* and *[TSPIxSR]* cannot be set when *[TSPIxSR]*<TSPISUE> is "1".

## 4.2. Detail of Register

## 4.2.1. [TSPIxCR0] (TSPI Control Register 0)

Bit	Bit Symbol	After reset	Туре	Function
31:8	-	0	R	Read as "0".
7:6	SWRST[1:0]	00	w	TSPI software reset (Note) Software reset occurs by writing "10" and then "01". By software reset, the transfer operation under execution is forcibly terminated and the value of the control register other than the transfer setting is initialized. (Table4.1)
5:1	-	0	R	Read as "0".
0	TSPIE	0	R/W	TSPI operation control 0: Stop 1: Operation <tspie> controls a whole operation of TSPI to start/stop (clock shutdown). When <tspie>=0 (stop) is set, a clock is not fed into the internal of the TSPI. Set <tspie>=1 (operation) to start operation first. Then perform initialization and communications. <tspie> is not initialized by software reset.</tspie></tspie></tspie></tspie>

Note: Completion of software reset takes two clocks after an instruction is executed. When TSPI setting is stopped (<TSPIE>=0), software reset is not applied.

To perform a software reset, consecutively write "10" and then "01" to *[TSPIxCR0]*<SWRST[1:0]>(Software reset register). Software reset will become invalid if other TSPI control registers are accessed in between "10" and "01". Please redo from write "10".

"Table 4.1 initialized registers by software reset" shows the initialized register by software reset.

#### Table 4.1 Initialized registers by software reset

Register name	Symbol name
[TSPIxCR0]	No registers
[TSPIxCR1]	<trxe></trxe>
[TSPIxCR2]	<til><ril><inttxfe><inttxwe><intrxfe> <intrxwe><interr><dmate><dmare></dmare></dmate></interr></intrxwe></intrxfe></inttxwe></inttxfe></ril></til>
[TSPIxCR3]	No registers
[TSPIxBR]	No registers
[TSPIxFMTR0]	No registers
[TSPIxFMTR1]	No registers
[TSPIxDR]	No registers
[TSPIxSR]	<tspisue><txrun><txend><inttxwf><tfemp> <tlvl><rxrun><rxend><intrxff><rffll><rlvl></rlvl></rffll></intrxff></rxend></rxrun></tlvl></tfemp></inttxwf></txend></txrun></tspisue>
[TSPIxERR]	<trgerr><udrerr><ovrerr><perr></perr></ovrerr></udrerr></trgerr>

## 4.2.2. [TSPIxCR1] (TSPI Control Register 1)

Bit	Bit Symbol	After reset	Туре	Function
31:16	-	0	R	Read as "0".
15	TRGEN	0	R/W	Trigger control (valid only in Master operation) 0: Not used 1: A trigger is valid
14	TRXE	0	R/W	Communication control (Note1)(Note2)(Note3)(Note4) 0: Communication stops 1: Communication is enabled Full duplex mode/transmission mode If valid data exists in the transmit FIFO or shift register, transmission starts. If valid data does not exist in the transmit FIFO or shift register, transmission does not start. To start communications, write data to transmit FIFO or write transmit data when communications are enabled. If this bit is set as disable during transmission, the transmission will stop after the ongoing frame will complete and the setting will disable. Receive mode:
				Receive mode: Once this bit is enabled, reception immediately starts. If this bit is set to disable during reception, reception will stop after the ongoing frame is complete and the setting will disable.
13	TSPIMS	0	R/W	Communication mode selection 0: SPI mode 1: SIO mode
12	MSTR	1	R/W	Master/slave selection 0: Slave operation 1: Master operation
11:10	TMMD[1:0]	11	R/W	Transfer mode selection 00: Reserved 01: Transmit only 10: Receive only 11: Full-duplex mode (Transmit/receive) If the mode "transmit only" is selected, the process circuit for TSPIxRXD stops. If the mode "receive only" is selected, the process circuit for TSPIxTXD stops.
9:8	CSSEL	0	R/W	Selection of TSPIxCS0/1/2/3 00: TSPIxCS0 is valid 01: TSPIxCS1 is valid 10: TSPIxCS2 is valid 11: TSPIxCS3 is valid When slave operation and selected SIO mode, TSPIxCS0/1/2/3 cannot be used. (Note5)
7:0	FC[7:0]	0x01	R/W	Sets the number of transfer frames 0: Continuously transfer (No limit of transfer times specification) (Note6) 1: Single transfer (one burst transfer) 2 to 255: Burst transfer (2 to 255 times transfer)

Note1: <TRXE> must set to "1" after all the setting.

Note2: <TRXE> is not cleared to "0" unless the CPU writes "0" to <TRXE> in continuously transfer. However, in the case of single and burst transfer, <TRXE> is automatically cleared to "0" after the specified numbers of transfers are complete. If single and burst transfer is executed again, check whether *[TSPIxSR]*<TSPISUE> bit returns to "0", and then write "1" to <TRXE>.

- Note3: Even if it rewrites <TRXE> to "0" (Communication stops) when actual communication (master side) is not started by <TRXE> after the setup to "1" (Communication is enable), when slave operation, state flag *[TSPIxSR]*<TSPISIUE> is not set to "0" (Modification is enabled). In spite of enable communication in slave device when communication of a master device is not started, please perform re-set it up , after the slave device performs software reset by *[TSPIxCR0]*<SWRST>.
- Note4: In the slave operation, if <TRXE> is rewritten to "0" (communication prohibited) when data remains in the transmission buffer (FIFO) during transmission, transmission buffer (FIFO) should be cleared by *[TSPIxCR3]*<TFEMPCLR>, or should be performed software reset by *[TSPIxCR0]*<SWRST>, then reset it up.

Note5: When slave operation or SIO mode is selected, do not select TSPIxCS0/1/2/3 as the port pin setting. Note6: It cannot set up at the time of trigger transmission

## 4.2.3. [TSPIxCR2] (TSPI Control Register 2)

Bit	Bit Symbol	After reset	Туре	Function
31:24	-	0	R	Read as "0".
23:22	TIDLE[1:0]	11	R/W	Fixed output value function control when TSPIxTXD idles. 00: Hi-Z 01: Last data in previous transfer 10: Fixed to low 11: Fixed to high
21	TXDEMP	1	R/W	Fixed output value function control when TSPIxTXD underruns. 0: Fixed to low 1: Fixed to high
20:17	-	0	R	Read as "0".
16	RXDLY	1	R/W	Valid only in master mode (Note1)(Note2) 0: f <sub>clk</sub> ≤ 40MHz 1: f <sub>clk</sub> > 40MHz
15:12	TIL[3:0]	0000	R/W	Transmit fill level setting Transmit FIFO interrupt occurrence condition (Note3)
11:8	RIL[3:0]	0001	R/W	Receive fill level setting Receive FIFO interrupt occurrence condition (Note3)
7	INTTXFE	0	R/W	Transmit FIFO interrupt control 0: Disabled 1: Enabled This is enable bit for generating fill level interrupt of transmit FIFO. Fill level setting is by <til>.</til>
6	INTTXWE	0	R/W	Transmit completion interrupt control 0: Disabled 1: Enabled When continuously transfer is completed one frame transfer, single transfer is completed, and during burst transfer, an interrupt is generated at the deassertion timing of TSPIxCS0/1/2/3 when burst transfer is completed.
5	INTRXFE	0	R/W	Receive FIFO interrupt control 0: Disabled 1: Enabled This is enable bit for generating fill level interrupt of receive FIFO. Fill level setting is by <ril>.</ril>
4	INTRXWE	0	R/W	Receive completion interrupt control 0: Disabled 1: Enabled When continuously transfer is completed one frame transfer, single transfer is completed, and during burst transfer, an interrupt is generated at the deassertion timing of TSPIxCS0/1/2/3 when burst transfer is completed.
3	-	0	R	Read as "0".
2	INTERR	0	R/W	Error interrupt control 0: Disabled 1: Enabled This is enable bit for the transmit parity error, trigger error at master device, or interrupt of overrun error and underrun error at slave device operation.

1	DMATE	0	R/W	Transmit DMA control 0: Disabled 1: Enabled When <dmate> is enabled The DMA request is output when the transmit FIFO is less than the level set in <til>. It does not depend on the state of <b>[TSPIxCR1]</b> <trxe>. If <dmate> is set to "0" while the transmit DMA request signal is asserted, the request signal is deasserted. It is reasserted if it satisfies the transmission DMA request signal generation requirement when set again to enable.</dmate></trxe></til></dmate>
0	DMARE	0	R/W	Receive DMA control 0: Disabled 1: Enabled When <dmare> is enabled The DMA request is output when the receive FIFO is less than the level set in <ril>. It does not depend on the state of <b>[TSPIxCR1]</b> <trxe>. If <dmare> is set to "0" while the receive DMA request signal is asserted, the request signal is deasserted. It is reasserted if it satisfies the receive DMA request signal generation requirement when set again to enable.</dmare></trxe></ril></dmare>

Note1: Depending on the product, the set value is fixed. For details, refer to "Product information" of reference manual.

Note2: fclk is either the system clock (fsys) or high speed clock (fc), depending on the product. For the details, refer to "Product Information" in Reference manual. Note3: Set the fill level within available values shown in "Table 3.2 Data format and settable fill level".

## 4.2.4. [TSPIxCR3] (TSPI Control Register 3)

Bit	Bit Symbol	After reset	Туре	Function
31:2	-	0	R	Read as "0".
1	TFEMPCLR	0	w	Clears transmit buffer 0: Invalid 1: Clear By writing "1" to <tfempclr>, the internal pointer of the transmit FIFO and pointer of transmit shift register are initialized. Since the contents of the transmit FIFO and transmit shift register are not affected on the initialization, data remains the previous condition in which transmit buffer is cleared.</tfempclr>
0	RFFLLCLR	0	W	Clears receive buffer 0: Invalid 1: Clear By writing "1" to <rffllclr>, the internal pointer of the receive FIFO becomes empty and the internal pointer of receive shift register is initialized. Since the contents of the transmit FIFO and transmit shift register are not affected on the initialization, data remains the previous condition in which transmit buffer is cleared.</rffllclr>

## 4.2.5. [TSPIxBR] (TSPI Baud Rate Register)

Bit	Bit Symbol	After reset	Туре	Function	
31:8	-	0	R	Read as "0".	
7:4	BRCK[3:0]	0000	R/W	$\begin{array}{ll} \mbox{Input clock selection for baud rate generator.} \\ 0000: \Phi T0 & 0101: \Phi T16(1/32 \ \Phi T0) \\ 0001: \Phi T1(1/2 \ \Phi T0) & 0110: \Phi T32(1/64 \ \Phi T0) \\ 0010: \Phi T2(1/4 \ \Phi T0) & 0111: \Phi T64(1/128 \ \Phi T0) \\ 0011: \Phi T4(1/8 \ \Phi T0) & 1000: \Phi T128(1/256 \ \Phi T0) \\ 0100: \Phi T8(1/16 \ \Phi T0) & 1001: \Phi T256(1/512 \ \Phi T0) \\ 1010 \ to \ 1111: \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	
3:0	BRS[3:0]	0000	R/W	T010 to 1111: Prohibited         Sets a division ratio "N" of baud rate generator.         0000:16       0110: 6       1100: 12         0001: 1       0111: 7       1101: 13         0010: 2       1000: 8       1110: 14         0011: 3       1001: 9       1111: 15         0100: 4       1010:10       0101: 5         0101: 5       1011:11	

## 4.2.6. [TSPIxFMTR0] (TSPI Format Control Register 0)

Bit	Bit Symbol	After reset	Туре	Function	
31	DIR	1	R/W	Transfer direction 0: LSB first 1: MSB first	
30	_	0	R	Read as "0".	
29:24	FL[5:0]	001000	R/W	Sets a frame length.(Note1) Sets a data length of one frame including a parity bit. 001000: 8 bits 001001: 9 bits : 011111: 31 bits 100000: 32 bits Other than the above is prohibited.	
23:20	FINT[3:0]	0000	R/W	Interval time between frames in the burst transfer. 0000: 0 (No interval) 0001: 1 x TSPIxSCK cycle 0010: 2 x TSPIxSCK cycles : 1110: 14 x TSPIxSCK cycles 1111: 15 x TSPIxSCK cycles This setup is invalid in continuously transfer and slave operation. In SIO mode, a interval time between frames equivalent of <fint> occurs.</fint>	
19	CS3POL	0	R/W	Polarity of TSPIxCS3(Master operation) 0: Negative logic 1: Positive logic	
18	CS2POL	0	R/W	Polarity of TSPIxCS2(Master operation) 0: Negative logic 1: Positive logic	
17	CS1POL	0	R/W	Polarity of TSPIxCS1(Master operation) 0: Negative logic 1: Positive logic	
16	CS0POL	0	R/W	Polarity of TSPIxCS0(Master operation) Polarity of TSPIxCSIN(Slave operation) 0: Negative logic 1: Positive logic	
15	СКРНА	1	R/W	Polarity of serial clock 0: Data is sampled on the 1st edge.(Master operation) 1: Data is sampled on the 2nd edge.	
14	CKPOL	1	R/W	Polarity of idle period of serial clock (Note2) 0: TSPIxSCK is "Low" level at idle. 1: TSPIxSCK is "High" level at idle.	

13:10	CSINT[3:0]	0001	R/W	Idle time (Note3) TSPIxCS0/1/2/3 invalid→TSPIxCS0/1/2/3 valid time 0000: Prohibited 0001: 1 x TSPIxSCK cycle 0010: 2 x TSPIxSCK cycles : 1110: 14 x TSPIxSCK cycles 1111: 15 x TSPIxSCK cycles CS deassertion period until the start of next frame of continuously transfer. Even if selecting SIO mode, transfer waits <csint> setting value</csint>
ļ				time equivalent. The setting is valid only in master mode.
9:8	-	0	R	Read as "0".
7:4	CSSCKDL[3:0]	0000	R/W	Serial clock delay TSPIxCS0/1/2/3 valid→TSPIxSCK valid time 0000: 1 x TSPIxSCK 1000: 9 x TSPIxSCK 0001: 2 x TSPIxSCK 1001: 10 x TSPIxSCK 0010: 3 x TSPIxSCK 1010: 11 x TSPIxSCK 0011: 4 x TSPIxSCK 1011: 12 x TSPIxSCK 0100: 5 x TSPIxSCK 1100: 13 x TSPIxSCK 0101: 6 x TSPIxSCK 1101: 14 x TSPIxSCK 0110: 7 x TSPIxSCK 1110: 15 x TSPIxSCK 0111: 8 x TSPIxSCK 1111: 16 x TSPIxSCK Set the time from the assertion of the TSPIxSCK Set the time from the assertion of the serial clock cycle. The setting is valid only in master mode.
3:0	SCKCSDL[3:0]	0000	R/W	TSPIxCS0/1/2/3 deassertion delay Last data →TSPIxCS0/1/2/3 invalid time 0000: 1 x TSPIxSCK 1000: 9 x TSPIxSCK 0001: 2 x TSPIxSCK 1001: 10 x TSPIxSCK 0010: 3 x TSPIxSCK 1010: 11 x TSPIxSCK 0011: 4 x TSPIxSCK 1011: 12 x TSPIxSCK 0100: 5 x TSPIxSCK 1100: 13 x TSPIxSCK 0101: 6 x TSPIxSCK 1101: 14 x TSPIxSCK 0110: 7 x TSPIxSCK 1110: 15 x TSPIxSCK 0111: 8 x TSPIxSCK 1111: 16 x TSPIxSCK Set the time from the position of the last data until the TSPIxCS0/1/2/3 pin is deasserted in units of the serial clock cycle. The setting is valid only in master mode.

Note1: All data in the FIFO are discarded if <FL[5:0]> is changed remaining data in the FIFO even if [TSPIxSR]<TSPISUE> is "0".

Note2: Please perform a <CKPOL> setup when transmission/reception is disabled (/TSPIxCR2/<TRXE>=0) at the time of slave operation.

Note3: When use 1st edge data sampling of master operation, "Setting value (Integer multiple of TSPIxSCK) + 0.5 × TSPIxSCK".

## 4.2.7. [TSPIxFMTR1] (TSPI Format Control Register 1)

Bit	Bit Symbol	After reset	Туре	Function
31:7	-	0	R	Read as "0".
6:4	EHOLD[2:0]	000	R/W	Sets a last bit holding time of TSPIxTXD pin in SIO slave mode.(Note1) 000: $2/f_{clk}$ 001: $4/f_{clk}$ 001: $8/f_{clk}$ 010: $8/f_{clk}$ 011: $16/f_{clk}$ 100: $32/f_{clk}$ 101: $64/f_{clk}$ 101: $64/f_{clk}$ 111: Reserved
3:2	-	0	R	Read as "0".
1	VPE	0	R/W	Vertical parity function(Note2) 0: Disabled 1: Enabled
0	VPM	0	R/W	Vertical parity mode selection(Note2) 0: Even parity 1: Odd parity

Note1: f<sub>clk</sub> is either the system clock (fsys) or high speed clock (fc), depending on the product. For the details, refer to "Product Information" in Reference manual.

Note2: Do not write <VPE> and <VPM> when transfer data remain in the shift register.

## 4.2.8. [TSPIxDR] (TSPI Data Register)

Bit	Bit Symbol	After reset	Туре	Function
31:0			R	Read from the receive FIFO
31.0	1:0 TSPIDR[31:0] 0x00000	0x00000000	W	Write to the transmit FIFO

Note1: Do not write data to this register when the transmit FIFO is full.

Note2: Do not read data from this register when the receive FIFO is empty.

## 4.2.9. [TSPIxSR] (TSPI Status Register)

Bit	Bit Symbol	After reset	Туре			Function
31	TSPISUE	0	R	<ul> <li>TSPI modify status flag</li> <li>0: Modification is enabled.</li> <li>1: Modification is disabled.</li> <li>If <tspisue> is "0", the TSPI is not transmitting or receiving, thus the register setting can be modified.</tspisue></li> <li><tspisue> is "0" in the following conditions.(Please refer to Table 4.2):</tspisue></li> <li>1. Reset is input.</li> <li>2. Software reset occurs.</li> <li>3. In the continuously transfer mode, the time when current transferring frame is finished when [TSPIxCR1]<trxe>=0 is set.</trxe></li> <li>4. In the burst mode, the timing when specified number of transfers is finished.</li> </ul>		
				transfers 5. The time <b>[TSPIxCR</b> However, events not become ' full. To set <	is finished. when curren <b>1]</b> <trxe>=0 en if above co '0" when the TSPISUE&gt;=0</trxe>	t transferring frame is finished when is set during burst transfer. onditions are satisfied, <tspisue> does transmit FIFO or receive shift register is 0, read the receive FIFO and transfer a re shift register to the receive FIFO.</tspisue>
30:24	-	0	R	Read as "0".		
					on indicates the of <txrui< td=""><td>ag transmit shift operation is ongoing. N&gt; and <tfemp> bits indicates the</tfemp></td></txrui<>	ag transmit shift operation is ongoing. N> and <tfemp> bits indicates the</tfemp>
23	TXRUN	0	R	<txrun></txrun>	<tfemp></tfemp>	Conditions
					0	Stop or wait for the next transmission
				0	1	Completed transmission and the transmit FIFO is empty.
				1	-	In transmission
						a exists in the transmit shift register even e transmit FIFO.
22	TXEND	0	R	if data does not exist in the transmit FIFO. Transmit completion flag 0: - 1: Transmit is complete. A flag that is set at the time when transmission is complete. This flag is set at the last frame (TSPIxCS0/1/2/3 is deasserted) in the single transfer, burst transfer or continuously transfer after one frame transfer.		
			W	This bit is cle 0: Don't ca 1: Flag is c When the set	ared by writir re leared. ting by trans cur simultane	ng "1". mission completion and clearing by eously, the setting by transmission

				Transmit FIFO in 0: No interrupt	terrupt flag		
				1: Interrupt occ			
			R				
21	INTTXWF	0		This bit is set when remaining data in the transmit FIFO reaches			
21		0		TIL value from a	fill level settin	ng value (TIL)+1.	
				0: Don't care 1: Flag is clear	od		
			W	T. Flay is clear	eu.		
				This bit is cleared	d by writing "	1".	
				Transmit FIFO er			
				0: Data exists i	in the FIFO.		
			_	1: Empty			
20	TFEMP	1	R	When the transm	it EIEO is or	poty "1" is set	
						to the transmit FIFO, this bit is	
				automatically clea			
				Transmit FIFO fill			
10.10	<b>T</b> IN (1 FO O)		_			the transmit FIFO fill level (number of	
19:16	TLVL[3:0]	0000	R	Indicates the current value of the transmit FIFO fill level (number of data). Stages of the FIFO varies depending on the length of frame.			
				Table 4.3 shows	the display r	ange.	
15:8	-	0	R	Read as "0".			
				Receive operatio	n flag		
				0: Stop			
				1: Operation			
				A status flag indicates the passive shift encyclicy is experient			
				A status flag indicates the receive shift operation is ongoing. Combination of <rxrun> and <rffll> indicate the following</rffll></rxrun>			
_				status.			
7	RXRUN	0	R				
	-	-		<rxrun></rxrun>	<rffll></rffll>	Conditions	
				<rxrun></rxrun>	< <b>RFFLL&gt;</b> 0	Conditions Stop or wait for next reception	
				< <b>RXRUN&gt;</b>		Stop or wait for next reception The receive FIFO is FULL and	
					0	Stop or wait for next reception	
				0	0 1 -	Stop or wait for next reception The receive FIFO is FULL and reception is complete.	
				0 1 Receive completi 0: -	0 1 - ion flag	Stop or wait for next reception The receive FIFO is FULL and reception is complete.	
				0 1 Receive completi	0 1 - ion flag	Stop or wait for next reception The receive FIFO is FULL and reception is complete.	
			R	0 1 Receive completi 0: - 1: Receiving is	0 1 - ion flag complete.	Stop or wait for next reception The receive FIFO is FULL and reception is complete. Receiving is ongoing.	
				0 1 Receive completi 0: - 1: Receiving is A flag that is set a This flag is set at	0 1 - ion flag complete. at the time w	Stop or wait for next reception The receive FIFO is FULL and reception is complete. Receiving is ongoing. hen reception is complete. he (TSPIxCS0/1/2/3 is deasserted) in	
6	RXEND	0		0 1 Receive completi 0: - 1: Receiving is A flag that is set a This flag is set at the single transfe	0 1 complete. at the time w the last fram er, burst trar	Stop or wait for next reception The receive FIFO is FULL and reception is complete. Receiving is ongoing.	
	RXEND			0 1 Receive completi 0: - 1: Receiving is A flag that is set a This flag is set at the single transfe one frame transfe	0 1 com flag complete. at the time w the last fram er, burst trar er.	Stop or wait for next reception The receive FIFO is FULL and reception is complete. Receiving is ongoing. hen reception is complete. ne (TSPIxCS0/1/2/3 is deasserted) in nsfer and continuously transfer after	
	RXEND			0 1 Receive completi 0: - 1: Receiving is A flag that is set a This flag is set at the single transfe	0 1 com flag complete. at the time w the last fram er, burst trar er.	Stop or wait for next reception The receive FIFO is FULL and reception is complete. Receiving is ongoing. hen reception is complete. ne (TSPIxCS0/1/2/3 is deasserted) in nsfer and continuously transfer after	
	RXEND		R	0 1 Receive completi 0: - 1: Receiving is A flag that is set a This flag is set at the single transfe one frame transfe This bit is cleared	0 1 com flag complete. at the time w the last fram er, burst tran er. d by writing "	Stop or wait for next reception The receive FIFO is FULL and reception is complete. Receiving is ongoing. hen reception is complete. ne (TSPIxCS0/1/2/3 is deasserted) in nsfer and continuously transfer after	
	RXEND			0 1 Receive completi 0: - 1: Receiving is A flag that is set a This flag is set at the single transfe one frame transfe This bit is cleared 0: Don't care 1: Flag is clear	0 1 com flag complete. at the time w the last fram er, burst tran er, burst tran er. d by writing "	Stop or wait for next reception         The receive FIFO is FULL and reception is complete.         Receiving is ongoing.         hen reception is complete.         ne (TSPIxCS0/1/2/3 is deasserted) in the transfer and continuously transfer after         1".	
	RXEND		R	0 1 Receive completi 0: - 1: Receiving is A flag that is set a This flag is set at the single transfe one frame transfe This bit is cleared 0: Don't care 1: Flag is clear When setting by	0 1 com flag complete. at the time w the last fram er, burst tran er, burst tran er. d by writing " red. reception co	Stop or wait for next reception         The receive FIFO is FULL and reception is complete.         Receiving is ongoing.         hen reception is complete.         hen reception and complete.         hen reception and clearing by writing "1"	
	RXEND		R	0 1 Receive completi 0: - 1: Receiving is A flag that is set a This flag is set at the single transfe one frame transfe This bit is cleared 0: Don't care 1: Flag is clear When setting by occur simultaneo	0 1 complete. at the time w the last fram er, burst tran er, burst tran er. d by writing " red. reception co usly, setting	Stop or wait for next reception         The receive FIFO is FULL and reception is complete.         Receiving is ongoing.         hen reception is complete.         ne (TSPIxCS0/1/2/3 is deasserted) in the transfer and continuously transfer after         1".	
	RXEND		R	0 1 Receive completi 0: - 1: Receiving is A flag that is set a This flag is set at the single transfe one frame transfe This bit is cleared 0: Don't care 1: Flag is clear When setting by	0 1 complete. at the time w the last fram er, burst tran er, burst tran er. d by writing " reception co usly, setting errupt flag	Stop or wait for next reception         The receive FIFO is FULL and reception is complete.         Receiving is ongoing.         hen reception is complete.         hen reception and complete.         hen reception and clearing by writing "1"	
	RXEND		R	0 1 Receive completi 0: - 1: Receiving is A flag that is set a This flag is set at the single transfe one frame transfe This bit is cleared 0: Don't care 1: Flag is clear When setting by occur simultaneo Receive FIFO int	0 1 complete. at the time w the last fram er, burst tran er, burst tran er. d by writing " reception co usly, setting errupt flag	Stop or wait for next reception         The receive FIFO is FULL and reception is complete.         Receiving is ongoing.         hen reception is complete.         hen reception and complete.         hen reception and clearing by writing "1"	
	RXEND		R	0 1 Receive completi 0: - 1: Receiving is A flag that is set a This flag is set at the single transfe one frame transfe This bit is cleared 0: Don't care 1: Flag is cleared 0: Don't care 1: Flag is cleared When setting by occur simultaneo Receive FIFO int 0: No interrupt 1: Interrupt occ	0 1 complete. at the time w the last fram er, burst tran er, burst tran er. d by writing " reception co usly, setting errupt flag curs	Stop or wait for next reception         The receive FIFO is FULL and         reception is complete.         Receiving is ongoing.         hen reception is complete.         hen (TSPIxCS0/1/2/3 is deasserted) in         hesfer and continuously transfer after         1".         ompletion and clearing by writing "1"         receives a higher priority.	
	INTRXFF		R	0 1 Receive completi 0: - 1: Receiving is A flag that is set a the single transfe one frame transfe This bit is cleared 0: Don't care 1: Flag is cleared 0: Don't care by occur simultaneo	0 1 complete. at the time w the last fram er, burst tran er, burst tran er. d by writing " red. reception co usly, setting errupt flag curs en remaining	Stop or wait for next reception         The receive FIFO is FULL and         reception is complete.         Receiving is ongoing.         hen reception is complete.         hen (TSPIxCS0/1/2/3 is deasserted) in         hsfer and continuously transfer after         1".         ompletion and clearing by writing "1"         receives a higher priority.	
6		0	R	0 1 Receive completi 0: - 1: Receiving is A flag that is set at the single transfe one frame transfe This bit is cleared 0: Don't care 1: Flag is cleared 0: No interrupt 1: Interrupt occ	0 1 complete. at the time w the last fram er, burst tran er, burst tran er. d by writing " red. reception co usly, setting errupt flag curs en remaining	Stop or wait for next reception         The receive FIFO is FULL and         reception is complete.         Receiving is ongoing.         hen reception is complete.         hen (TSPIxCS0/1/2/3 is deasserted) in         hsfer and continuously transfer after         1".         ompletion and clearing by writing "1"         receives a higher priority.	
6		0	R	0 1 Receive completi 0: - 1: Receiving is A flag that is set a the single transfe one frame transfe This bit is cleared 0: Don't care 1: Flag is cleared 0: Don't care by occur simultaneo	0 1 - ion flag complete. at the time w the last fram er, burst tran er, burst tran er. d by writing " reception co usly, setting errupt flag curs en remaining fill level setti	Stop or wait for next reception         The receive FIFO is FULL and         reception is complete.         Receiving is ongoing.         hen reception is complete.         hen (TSPIxCS0/1/2/3 is deasserted) in         hsfer and continuously transfer after         1".         ompletion and clearing by writing "1"         receives a higher priority.	
6		0	R	0 1 Receive completi 0: - 1: Receiving is A flag that is set at the single transfe one frame transfe This bit is cleared 0: Don't care 1: Flag is cleared 0: Don't care 1: Flag is cleared When setting by occur simultaneo Receive FIFO int 0: No interrupt 1: Interrupt occ This bit is set whe RIL value from a 0: Don't care	0 1 complete. at the time w the last fram er, burst transt red. reception co usly, setting errupt flag curs en remaining fill level setti ed.	Stop or wait for next reception         The receive FIFO is FULL and         reception is complete.         Receiving is ongoing.         hen reception is complete.         hen reception is complete.         he (TSPIxCS0/1/2/3 is deasserted) in         hefer and continuously transfer after         1".         ompletion and clearing by writing "1"         receives a higher priority.         I data in the receive FIFO reaches an         ng value (RIL)-1.	



4	RFFLL	0	R	Receive FIFO full flag 0: A space exists in the FIFO 1: Full Indicates that the receive FIFO is full. This bit is automatically cleared if data is read from the receive FIFO.
3:0	RLVL[3:0]	0000	R	Receive FIFO fill level status Indicates that the current value of the receive FIFO fill level (number of data). Stages of the FIFO varies depending on the length of frame. Table 4.3 shows the display range on <tlvl>.</tlvl>

#### Table 4.2 The timing of write "0" to <TRXE>, and state of <TSPISUE>

Timing of write "0" to	State of <tspisue></tspisue>					
[TSPIxCR1] <trxe></trxe>	Master operation	Slave operation				
Before start transferring	Clear to "0"	"1" (Please performs software reset by <b>[TSPIxCR0]</b> <swrst>)</swrst>				
During transferring	Clear to "0" after finish current frame	Clear to "0" after finish current frame				
After stop transferring	Clear to "0"	Clear to "0"				

#### Table 4.3 Current value of fill level depending on the range of <TLVL>/<RLVL>

Frame	FIFO configuration						
length	FIFO stage	Range of <rlvl> when receiving</rlvl>	Range of <tlvl> when transmitting</tlvl>				
8 to 16bits	8 stages	0 to 8	0 to 8				
17 to 32bits	4 stages	0 to 4	0 to 4				

## 4.2.10. [TSPIxERR] (TSPI Error Flag Register)

Bit	Bit Symbol	After reset	Туре	Function	
31:4	-	0	R	Read as "0".	
3	TRGERR	R 0		<ul> <li>Trigger communication error flag</li> <li>0: No error</li> <li>1: Error exists</li> <li>When a trigger is input, this bit is set if communication has not been started.</li> </ul>	
			W	0: Don't care 1: Flag is cleared This bit is cleared by writing "1". Do not clear the bit during transmission/reception.	
			R	Underrun error flag 0: No error 1: Error exists This bit is set when an underrun error occurs.	
2	UDRERR 0	w	0: Don't care 1: Flag is cleared This bit is cleared by writing "1". Do not clear the bit during transmission/reception.		
		R		Overrun error flag 0: No error 1: Error exists This bit is set when an overrun error occurs.	
1	OVRERR	0	w	0: Don't care 1: Flag is cleared This bit is cleared by writing "1". Do not clear the bit during transmission/reception.	
			R	Vertical parity error flag 0: No error 1: Error exists	
0	PERR	0	w	This bit is set when a vertical parity error occurs. 0: Don't care 1: Flag is cleared This bit is cleared by writing "1". Do not clear the bit during transmission/reception.	

## 5. Example for use

For example, the details of starting / stopping operation for every communicate mode and transfer mode are shown in Table 5.1.

communication mode	Transfer mode	Communication start timing	Transfer stop timing
	Continuously transfer	A transfer starts if the <b>[TSPIxCR1]</b> <trxe> bit is "1" and valid data exists in the transmit FIFO. Either condition can start transferring. When the receive buffer (receive FIFO or receive shift register) is full, next frame cannot be transferred. When reading data in the receive FIFO, if data in the receive shift register is automatically transferred to the FIFO, the shift register is determined as not full and a transfer is automatically restarted.</trxe>	In transmission/reception, if <trxe> is set to stop, a transfer is stopped after a frame in progress is complete.</trxe>
Full duplex	Burst transfer (Include single transfer)	A transfer starts if <b>[TSPIxCR1]</b> <trxe> bit is "1" and valid data exists in the transmit FIFO. Either condition can start transferring. In burst transfer mode, if specified number of burst transfers are complete, the <b>[TSPIxCR1]</b><trxe> bit returns to "0". If a burst transfer is attempted again, set "1" to <b>[TSPIxCR1]</b><trxe> after the confirmation that <b>[TSPIxSR]</b><tspisue> bit was returned to "0". If data in the transmit FIFO runs out during specified number of burst transfers, TSPIxCS0/1/2/3 stays asserted. A transfer automatically will restart when valid data is written to the transmit FIFO. If receive buffer (receive FIFO or receive shift register) is full, next frame cannot be transferred. At this time, TSPIxCS0/1/2/3 stays asserted. When reading the receive FIFO data, if data in the shift register is automatically transferred to the FIFO, the shift register is determined as not full and a transfer is automatically restarted.</tspisue></trxe></trxe></trxe>	In transmission/reception, if <trxe> is set to stop, a transfer is stopped after a frame in progress is complete</trxe>
	Continuously transfer	A transfer starts If <b>[TSPIxCR1]</b> <trxe> bit is "1" and valid data exists in the FIFO. Either condition can start transferring.</trxe>	In transmission/reception, if <trxe> is set to stop, a transfer is stopped after a frame in progress is complete</trxe>
Transmission mode	Burst transfer (Include single transfer)	A transfer starts if <b>[TSPIxCR1]</b> <trxe> bit is "1" and valid data exists in the transmit FIFO. Either condition can start transferring. If a burst transfer is attempted again, set "1" to <trxe> after the confirmation that <b>[TSPIxSR]</b><tspisue> bit was returned to "0". If data in the transmit FIFO runs out during specified number of burst transfers, TSPIxCS0/1/2/3 stays asserted. A transfer automatically will restart when valid data is written to the transmit FIFO.</tspisue></trxe></trxe>	In reception, if t <trxe> is set to stop, a transfer is stopped after a frame in progress is complete.</trxe>
Receive mode	Continuously transfer	A reception starts if the receive buffer (receive FIFO or receive shift register) is not full. If the receive buffer is full, serial clock stops and next frame cannot be transferred. When reading the receive FIFO data, if data in the shift register is automatically transferred to FIFO, the shift register is determined as not full and a transfer is automatically restarted.	In reception, if <trxe> is set to stop, a transfer is stopped after a frame in progress is complete.</trxe>

 Table 5.1
 Transfer starting and stopping operation in each mode setting (Master)



Burst transfer	A reception starts if receive buffer (receive FIFO or receive shift register) is not full.	In reception, if <trxe> is set to</trxe>
(Include single	If the receive buffer is full, next frame cannot be transferred. When reading the receive FIFO data, if data in the shift register is automatically transferred to the FIFO, the shift register is determined as not full and a transfer is automatically restarted.	stop, a transfer is stopped after a
transfer)	TSPIxCS0/1/2/3 stays asserted until a transfer starts again. If a burst transfer is attempted again, set "1" to <trxe> after <i>[TSPIxSR]</i><tspisue> bit was returned to "0".</tspisue></trxe>	frame in progress is complete.

## 6. Precautions

- In case of the product which does not have TSPIxCS0/1/2/3 terminals or TSPIxCSIN terminal, please use SIO mode that is not using these terminals.
- Do not access the address that is not assigned register.

# 7. Revision History

Revision	Date	Description	
1.0	2017-09-11	First release	
2.0	2018-03-20	<ul> <li>1. Sufficience</li> <li>1. Outline:</li> <li>Corrected "(synchronous serial communication)" to "(Serial Peripheral Interface)".</li> <li>Modified description in DMA request in Table1.1/1.2/1.3/1.4.</li> <li>Modified description "The block diagramare shown.".</li> <li>Modified "DSPIxCS0/1/2/3 deassertion delay "final"-&gt;"last" in Table1.1.</li> <li>2. Configuration:</li> <li>Added description "The block diagramare shown.".</li> <li>Modified "TSPIx" to "TSPI" in name of Figure2.1.</li> <li>Modified connection of TSPIxCS0/TSPIxCSIN in Figure2.1, Added Note.</li> <li>3.1.3. Strat and stop transfer: Added "continuously transfer".</li> <li>3.3.1.1. Transmission clock:</li> <li>Deleted "transfer clockclock((Note).", Corrected "refer" to "refer to" in Note,</li> <li>Corrected condition of Table 3.1.</li> <li>3.3.4.1. Full duplex communication mode:Corrected "single " to "continuously".</li> <li>3.3.4.2. Transmit mode: Corrected "single " to "continuously".</li> <li>3.3.4.3.5. Transfer mode:</li> <li>Corrected "two modes" to "three modes", Added "continuously transfer".</li> <li>Added "the one framesingle transfer", Modified "fi" to "when".</li> <li>3.3.5.1. Single transfer:</li> <li>Added "The one framesingle transfer", Modified "fi" to "when".</li> <li>3.3.6. Data sampling timing:</li> <li>Modified and added Figure3.16, added figure3.17/3.18/3.19.</li> <li>3.3.7. TPolarity of TSPIxCS0/1/2/3 signal and generation timing:</li> <li>Added "Kample for 2nd edge sampling)" to title of Figure 3.21/3.22.</li> <li>Added Note under Table3.3, Added "(2nd edge)" in Figure3.23.</li> <li>3.9. Interrupt Request: Corrected signal name in Figure3.23.</li> <li>3.9. Interrupt Request: Model description.</li> <li>3.3.10.1. Transmit DMA request:</li> <li>Modified "Both in the"-&gt;"Each", Added</li></ul>	

 Table 7.1
 Revision History

	Corrected to "When continuouslycompleted." in <intrxwe>.</intrxwe>
	Added Note1,Note2.
	-4.2.5. [TSPIxBR]: Added Note.
	-4.2.6. <b>[TSPIxFMTR0]</b> : Modified to "This setupof <fint> occurs." in <fint>.</fint></fint>
	Corrected to "Polarity of serial clock" to "Polarity of idle period of serial
	clock (Note2)" in <ckpol>.</ckpol>
	Modified "Minimum idle time" to "Idle time" and to "CS deassertionin
	master mode." in <csint>.</csint>
	Deleted "Validmode.", modified description in <cssckdl>/<sclcsdl>.</sclcsdl></cssckdl>
	-4.2.9. <b>[TSPIxSR]</b> :
	Corrected "3. In the single" to "3. In the continuously" modified/ added
	description in <tspisue>.</tspisue>
	Modified description in <txend>, modified description in <rxend>.</rxend></txend>
	-4.2.10. <b>[TSPIxERR]</b> : Corrected " <vperr>" to "<perr>"</perr></vperr>
	- 5.Example for use:
	Corrected "Single" to "Burst", "Burst transfer" to "Burst transfer (Include
	single transfer)".
	-6.Precautions: Deleted "•When usingto confirm which trigger can use.".
	-Trademark
	Modified description
	- 1, Outline
	Deleted "Data is sampled with 1st edge" from Data sampling timing in
	Table 1.2 Delated "Trianen over intervent" from Intervention in Table 1.2 and Table
	Deleted "Trigger error interrupt" from Interruption in Table 1.2 and Table 1.4
	Added "Output level of TSPIxTXD when underrun error occurred" in
	Table1.4
	Modified fsys to f <sub>clk</sub> of Final bit hold time of a TSPIxTXD pin in Table1.4.
	Added Note in Table1.4.
	- 2. Configuration
	Modified fsys to f <sub>clk</sub> (Note) and signal name of f <sub>clk</sub> in Table2.1
	Added reference manual of folk and Note in Table2.1.
	- 3.3.1 Transfer clock
	Tile was modified from Transmission clock to Transfer clock
	- 3.3.1.1 Master operation
	Modified parameter of (1/x),
	Modified the formula in case of <b>[TSPIxCR2]</b> <rxdly>=0</rxdly>
	Modified fsys to fclk of formula
	Added Note2 in Table3.1 And modified Note to Note2
	- 3.3.1.2 Slave operation
	Added the formula of slave operation - 3.3.2.1 SPI mode
3.0 2019-02-28	Modified "Master device operation" to "Master operation"
5.0 2015-02-20	- 3.3.2.2 SIO mode
	Modified "Master device operation" to "Master operation", Added Note
	- 3.3.5.3 Continuously transfer
	Deleted Note1 and Note2
	- 3.3.6 Data sampling timing
	Added Table 3.3, Table 3.4
	Deleted Data sampling timing of SPI mode(slave) 1st edge from Figure
	3.17
	Modified Data sampling timing of SIO mode(master) 2nd edge from Figure
	3.18 Modified Data compliant timing of SIO mode/aloue) and adap from Figure
	Modified Data sampling timing of SIO mode(slave) 2nd edge from Figure
	3.19 3.3.9.1 Transmit Completion Interrupt/Receive Completion Interrupt
	Added explanation of slave device operation
	4.2.3 [TSPIxCR2]
	Deleted Note1) of function explanation in <tidle[1:0]></tidle[1:0]>
	Added Note1) of function explanation in <rxdly></rxdly>
	Modified <interr> of function explanation</interr>
	Deleted old Note1), Shifted old Note2) to Note1), Added new Note2)
	4.2.5 [TSPIxBR] (TSPI Baud Rate Register)
	Deleted Note
· · · · · · · · · · · · · · · · · · ·	
	4.2.6 <b>[TSPIxFMTR0]</b>



		Modified <ehold> of function explanation. Added Note1, Shifted old Note1 to Note2. 4.2.9 <b>[TSPIxSR]</b> (TSPI Status Register) Modified headline of Table 4.2</ehold>
3.1	2021-10-15	<ul> <li>3.3.8. Communication control by trigger (3) Receiving trigger Added description.</li> <li>4.2.6. In function description of <i>[TSPIxFMTR0]</i> FINT[3:0] and CSINT[3:0], corrected typos.</li> </ul>

### **RESTRICTIONS ON PRODUCT USE**

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative or contact us via our website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

## **TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION**

https://toshiba.semicon-storage.com/