

Toshiba BiCMOS Linear Integrated Circuits — silicon monolithic

# TB9083FTG

### Automotive GATE-driver for Brushless motor

### 1. INTRODUCTION


The TB9083FTG is a pre-driver IC for brushless motors in vehicle application.

It features a built-in safety relay pre-driver in addition to the threephase pre-driver.

It also has a charge pump, a motor current detector circuit, an oscillator circuits and an SPI communication circuit.

It has multiple error detection features. Trigger threshold, response action and other settings are modified via the SPI.

The TB9083FTG is also equipped with ABIST/LBIST for testing and evaluation of the error detection functions.



weight: 137.9 mg (typ.)

### 2. APPLICATIONS

Used mainly on EPS, powered brakes and pumps

### 3. FEATURES AND BENEFITS

- Three-phase pre-driver PWM control up to 20 kHz
- Fail-safe relay pre-driver
- Built-in charge pump circuit
- Built-in current detector circuit
- Error detection functionality: undervoltage (VB, VCC, VCC\_OP), overvoltage (VCC, VCC\_OP, VCPH, external MOSFET VGS), overtemperature, external MOSFET VDS detector

1


- Built-in ABIST / LBIST
- AEC-Q100 and AEC-Q006 Qualified
- Operating voltage range
   VB: 4.5 to 28 V, VCC: 3.0 to 5.5 V
- Operating temperature range
   Ta: -40°C to 150°C, Tj: -40°C to 175°C
- Package
   P-VQFN48-0707-0.50-005 (Wettable flank, 0.5 mm pitch)
- Functional safety
  - $\hfill \square$  Developed according to ISO 26262 2nd Ed.  $\,$  ASIL-D Capable.
  - $\hfill \square$  Safety manual and safety evaluation report
  - ☐ Redundancy and built-in ABIST/LBIST
  - $\hfill \square$  SPI interface with CRC check

The product(s) is/are compatible with RoHS regulations (EU directive 2011 / 65 / EU) as indicated, if any, on the packaging label ("[[G]]/RoHS COMPATIBLE", "[[G]]/RoHS [[Chemical symbol(s) of controlled substance(s)]]", "RoHS COMPATIBLE" or "RoHS COMPATIBLE, [[Chemical symbol(s) of controlled substance(s)]]>MCV").

Start of commercial production 2022-11




# 4. BLOCK DIAGRAM



Note Functional blocks and wiring scheme have been simplified for the purpose of clarity (including individual block diagrams)



# 5. Terminal layout (top view)





# 6. Terminals

Pin No	Name	I/O	Description	Pull-up/down resistor	Remark
1	AMPU_P	IN	Current sense amplifier positive input for U phase	_	_
2	AGND1	GND	GND 1 for analog circuits	_	_
3	SR1O	OUT	Safety relay 1 output	_	SPI setting
4	SR2O	OUT	Safety relay 2 output	_	SPI setting
5	SR3O	OUT	Safety relay 3 output	_	SPI setting
6	LWS	IN	Pre-driver reference input for W phase low side (source)	_	_
7	LWO	OUT	Pre-driver output for W phase low side	Pull-down to LWS	_
8	LVS	IN	Pre-driver reference input for V phase low side (source)	_	_
9	LVO	OUT	Pre-driver output for V phase low side	Pull-down to LVS	_
10	LUS	IN	Pre-driver reference input for U phase low side (source)	_	_
11	LUO	OUT	Pre-driver output for U phase low side	Pull-down to LUS	_
12	PGND	GND	Power GND	_	_
13	VCPH	Power supply	Charge pump output voltage	Pull-down to VB	_
14	CP2L	OUT	Charge pump output 2	_	_
15	CP2H	I/O	Charge pump drive output 2	_	_
16	CP1L	OUT	Charge pump output 1	_	_
17	CP1H	I/O	Charge pump drive output 1	_	_
10	VB	Power	VD input	_	
18	VB	supply	VB input		_
19	HWS	IN	Pre-driver reference input for W phase high side (source)	Pull-up to HS Pull-down to LWS	Pull-up and pull-down resistors can be connected only in the external FET test mode (FET_TEST).
20	HWO	OUT	Pre-driver output for W phase high side	Pull-down to HWS	-
21	HVS	IN	Pre-driver reference input for V phase high side (source)	Pull-up to HS Pull-down to LVS	Pull-up and pull-down resistors can be connected only in the external FET test mode (FET_TEST).
22	HVO	OUT	Pre-driver output for V phase high side	Pull-down to LVS	_
23	HUS	IN	Pre-driver reference input for U phase high side (source)	Pull-up to HS Pull-down to LUS	Pull-up and pull-down resistors can be connected only in the external FET test mode (FET_TEST).
24	HUO	OUT	Pre-driver output for U phase high side	Pull-down to HUS	
25	HS	IN	VDS sense input for external high side MOSFET	_	_
26	ALARM	IN	Enable input for pre-driver	Pull-down to GND	_
27	HWI	IN	Pre-driver input for W phase high side	Pull-down to GND	_
28	HVI	IN	Pre-driver input for V phase high side	Pull-down to GND	_
29	HUI	IN	Pre-driver input for U phase high side	Pull-down to GND	_
30	LUI	IN	Pre-driver input for U phase low side	Pull-down to GND	_
31	LVI	IN	Pre-driver input for V phase low side	Pull-down to GND	_
32	LWI	IN	Pre-driver input for W phase low side	Pull-down to GND	_
33	VCC	Power supply	5V/3.3V supply input	_	_
34	NSCS	IN	SPI chip select	Pull-up to VCC	_
35	SCLK	IN	SPI clock input	Pull-down to GND	_
36	SI	IN	SPI input	Pull-down to GND	_
37	SO	OUT	SPI output	_	_
38	NDIAG	OUT	Diagnosis output	_	_
39	AMPW_O	OUT	Current sense amplifier output for W phase	_	
40	AMPW_N	IN	Current sense amplifier negative input for W phase	_	_
41	AMPW_P	IN	Current sense amplifier positive input for W phase	_	_
42	AGND2	GND	GND 2 for analog circuits	_	_
43	AMPV_O	OUT	Current sense amplifier output for V phase	_	_
44	AMPV_N	IN	Current sense amplifier negative input for V phase	_	_
45	AMPV_P	IN	Current sense amplifier positive input for V phase	_	
46	VCC_OP	Power supply	5V/3.3V supply input for current sense amplifiers	_	_
47	AMPU_O	OUT	Current sense amplifier output for U phase	_	_
48	AMPU_N	IN	Current sense amplifier negative input for U phase	_	



# • Internal signals

	2	St	State			
Internal Signal	Description	Н	L			
(abst_pass)	ABIST normal signal	ABIST normal	ABIST abnormal			
(abst_end)	ABIST end signal	ABIST completed	ABIST incomplete			
(gate_en_u)	Pre-driver output enabling signal for U Phase	Enable	Disable			
(gate_en_v)	Pre-driver output enabling signal for V Phase	Enable	Disable			
(gate_en_w)	Pre-driver output enabling signal for W Phase	Enable	Disable			
(gate_en_r)	Pre-driver output enabling signal for safety relay	Enable	Disable			
(gate_off_u)	Pre-driver off signal other than ALARM factor for U Phase.	_	_			
(gate_off_v)	Pre-driver off signal other than ALARM factor for V Phase.	_	_			
(gate_off_w)	Pre-driver off signal other than ALARM factor for W Phase.	_	_			
(gate_off_r)	Relay off signal other than ALARM factor.	_	_			
(cp_en)	Charge pump enable signal	Enable	Disable			
(cp_off)	Charge pump off signal	_	_			
(vbl)	VB under voltage detection signal	Detection	Release			
(vcphh)	VCPH overvoltage detection signal	Detection	Release			
(vcl1)	VCC undervoltage detection signal 1	Detection	Release			
(vcl2)	VCC undervoltage detection signal 2	Detection	Release			
(por_x)	Internal reset signal	Reset release	Reset			
(vccopl)	VCC_OP undervoltage detection signal	Detection	Release			
(vccoph)	VCC_OP overvoltage detection signal	Detection	Release			
(vch)	VCC overvoltage detection signal	Detection	Release			
(tsddet)	Thermal shutdown detection signal	Detection	Release			
(clk4m_if)	4MHz clock (oscillation for IF)	_	_			
(clk4m_sm)	4MHz clock (oscillation for SM)	-	_			
(vdsuho)	External MOSFET Vds detection signal for U phase low side	Detection	Release			
(vdsvho)	External MOSFET Vds detection signal for V phase low side	Detection	Release			
(vdswho)	External MOSFET Vds detection signal for W phase low side	Detection	Release			
(vdsulo)	External MOSFET Vds detection signal for U phase high side	Detection	Release			
(vdsvlo)	External MOSFET Vds detection signal for V phase high side	Detection	Release			
(vdswlo)	External MOSFET Vds detection signal for W phase high side	Detection	Release			

# Power/ground terminals

Symbol	Pin Name	Description
Vb	VB	Battery power supply input
Vcc	VCC	5V/3.3V supply input
Vccop	VCC_OP	5V/3.3V supply input for current sense amplifier
Vcph	VCPH	Charge pump voltage (high side)
AGND	AGND1,AGND2	GND for analog circuits
PGND	PGND	Power GND



### 7. FUNCTIONS AND FEATURES

# 7.1. Charge pump circuit

If Vcph for the pre-driver charge pump that drives the external MOSFET reaches Vb + 14 V (Typ.), the charge pump will be shut down by the internal circuit controller.

The switching circuit (CP\_SW) on the Vb side of the charge pump can switch the transistor off and shut off the supply from Vb to Vcph. When CP\_SW switches the transistor off, the charge pump stops and the VCPH terminal output voltage becomes Vb. CP\_SW also switches the transistor off when the VCC voltage falls below the VCC undervoltage detection threshold. It is also possible to make CP\_SW switch the transistor off via the SPI. Meanwhile, the CP\_CL current limiter circuit monitors current on the VB to VCPH supply line to prevent excess current.




Fig. 7.1-a Block diagram for charge pump circuit



# 7.2. Pre-driver circuit

The pre-driver circuit consists of pre-drivers for high side, low side and power/motor safety relay drives.

High side and low side pre-drivers have separate input and output terminals and are controlled by signal at the input terminals. The safety relay pre-driver is controlled by the  $\underline{\mathsf{CP}}$  RLY CTRL register. It has a built-in 500  $\Omega$  resistor and backflow prevention diode for reverse connection (see Figure 7.2-c). When a pull-down resistor is connected to the motor relay, there may be a voltage differential with the gate voltage. There is no restriction on external series resistance if safety relay outputs SR10, SR20 and/or SR3O are incorporated into the power supply relay.

A resistor for maintaining the HUS, HVS and HWS terminals at the median voltage is used only when performing an initial diagnosis as described in Section 7.8.




Fig. 7.2-a Block diagram for pre-driver circuit (motor relay combined drive)






Fig. 7.2-b Block diagram for pre-driver circuit (motor relay separate drive)



Safety relay (power/motor relay) driver

The safety relay driver controls the power or motor relay. The safety relay pre-driver circuit is controlled via the CP\_RLY\_CTRL register. It has a built-in 500  $\Omega$  resistor and backflow prevention diode for reverse connection (see Figure 7.2-c).

Table 7.2-a shows the truth table. Refer to Section 7.6 for details of internal signals (gate\_en\_r) listed in the truth table.

Table 7.2-a I/O truth table for safety relay driver

· Power/motor relay driver 1 (SR10)

Internal Signal	Input (SPI)	Output		
(gate_en_r)	Register srly1_drv	SR1O	Remark	
"L"	*	"L"	_	
"H"	"0"	"L"	_	
П	"1"	"H"	_	

·Power/motor relay driver 2 (SR2O)

Internal Signal	Input (SPI)	Output	
(gate_en_r)	Register srly2_drv	SR2O	Remark
"L"	*	"L"	_
"H"	"0"	"L"	_
l H	"1"	"H"	_

·Power/motor relay driver 3 (SR3O)

Internal Signal	Input (SPI)	Output	
(gate_en_r)	Register srly3_drv	SR3O	Remark
"L"	*	"L"	_
11.11	"0"	"L"	_
"H"	"1"	"H"	1

<sup>\*:</sup>Don't care




Fig. 7.2-c Block diagram for safety relay circuit



### High side and low side drivers

The high side driver drives the MOSFET on the high side, while the low side driver drives the MOSFET on the low side. The high and low side drives both have three built-in channels. Input signal (HUI/HVI/HWI, LUI/LVI/LWI) is converted to output signal (HUO/HVO/HWO, LUO/LVO/LWO) by the control block.

### ➤ Current limiter

Depending on the t\_ilim setting in the T\_ILIM register, the high-side and / or low-side driver can limit the current(lo\_Imth/ lo\_lmtl) after a certain period from the on / off drive transition point. A register value of t ilim="11" denotes no current limiting (the preset constant current); t\_ilim = "00" to "10" applies current limiting for the specified period.

#### > Inhibited input

Table 7.2-b shows the truth table, using U phase as an example. The action for HUI=LUI="H" when the pre-driver is enabled (gate\_en\_u="H") can be selected via the PL CTRL register. Input prohibit mode is engaged when the plu\_dis bit is "L," and the output is HUO=LUO="L." At this time, pl\_op can be used to specify whether the status register is set to "H." When pl\_op is "H," err\_pl\_u is set to "H." When pl\_op is "L," err\_pl\_u is not set to "H." The DIAG terminal follows the status register. When plu\_dis is "H," the prohibited input detector itself is disabled and HUO=LUO="H" output is possible. Refer to Section 7.6 for details of internal signals listed in the truth table (gate\_en\_u, gate\_en\_v, gate\_en\_w).

### Table 7.2-b I/O truth table (high side and low side drivers)

#### MOSFET driver 1 (U phase)

Internal Signal	Inp	out	Regis	ter	Out	put	status	Remark		
(gate_en_u)	HUI	LUI	plu_dis	pl_op	HUO	LUO	err_pl_u	Remark		
	"L"	*	*	*			_	_		
	*	"L"	*	*			_	_		
"L"			"L"	"L"	"L"	"L"	1	Inhibit input mode without status		
	"H"	"H"	"L"	"H"			"set"	Inhibit input mode with status		
			"H"	*			_	Inhibit input mode disabled (U phase)		
	"L"	"L"	*	*	"L"	"L"	1	_		
	"L"	"H"	*	*	"L"	"H"	1	_		
"H"	"H"	"L"	*	*	"H"	"L"	1	_		
11			"L"	"L"	"L"	"L"	1	Inhibit input mode without status		
	"H"	"H"	"L"	"H"	"L"	"L"	"set"	Inhibit input mode with status		
			"H"	*	"H"	"H"	_	Inhibit input mode disabled (U phase)		



•MOSFET driver 2 (V phase)

Internal Signal	Inp	out	Regis	ter	Out	put	status	Remark
(gate_en_v)	HVI	LVI	plv_dis	pl_op	HVO	LVO	err_pl_v	Remark
	"L"	*	*	*			_	_
	*	"L"	*	*			_	_
"∟"			"L"	"L"	"L"	"L"	_	Inhibit input mode without status
	"H"	"H"	"L"	"H"			"set"	Inhibit input mode with status
			"H"	*			_	Inhibit input mode disabled (V phase)
	"L"	"L"	*	*	"L"	"L"	1	_
	"L"	"H"	*	*	"L"	"H"	1	_
"H"	"H"	"L"	*	*	"H"	"L"	1	_
			"L"	"L"	"L"	"L"	1	Inhibit input mode without status
	"H"	'H" "H"	"L"	"H"	"L"	"L"	"set"	Inhibit input mode with status
			"H"	*	"H"	"H"	-	Inhibit input mode disabled (V phase)

MOSFET driver 3 (W phase)

Internal Signal	Inp	out	Regis	ter	Out	put	status	Remark		
(gate_en_w)	HWI	LWI	plw_dis	pl_op	HWO	LWO	err_pl_w	Remark		
	"L"	*	*	*			_			
"L"	*	"L"	*	*			_	_		
			"L"	"L"	"L"	"L"	_	Inhibit input mode without status		
	"H"	"H"	"L"	"H"			"set"	Inhibit input mode with status		
			"H"	*			_	Inhibit input mode disabled (W phase)		
	"L"	"L"	*	*	"L"	"L"	_	_		
	"L"	"H"	*	*	"L"	"H"	1	_		
"H"	"H"	"L"	*	*	"H"	"L"	1	_		
11			"L"	"L"	"L"	"L"	1	Inhibit input mode without status		
	"H"	"H"	"L"	"H"	"L"	"L"	"set"	Inhibit input mode with status		
			"H"	*	"H"	"H"	1	Inhibit input mode disabled (W phase)		

<sup>\*:</sup>Don't care

Note: DIAG terminals are linked to status. Use the err\_pl\_\*\_cl bit to clear the status.



### 7.3. Current detector circuit

### 7.3.1. Circuit structure

The current detector circuit has three motor current detector amps and a reference voltage generator amp (see Figures 7.3-a and 7.3-b). The motor current detector amps can amplify the difference voltage attributable to current in the shunt resistor connected to the motor drive. The reference voltage generator amp serves as a reference voltage generator buffer amp. The external composition of the current detector can be single or triple shunt.




Fig. 7.3-a Block diagram for motor current detector circuit (triple shunt)




Fig. 7.3-b Block diagram for motor current detector circuit (single shunt)



# 7.3.2. Offset calibration

A cal\_amp\_\* (where \* denotes u, v or w) value of "1" in the AMP\_CTRL register is used to perform offset calibration of the current detection amp. To ensure accurate calibration, the input difference voltage must be 0 V (equivalent potential). Figure 7.3-c shows the block diagram. Cal\_amp\_\* initiates the offset calibration procedure and updates the AMP\_STAT register cal\_en to "H." For the duration of the procedure, GAIN\_SEL is fixed at 5 h (equivalent to 30 x). The offset calibration value is




Fig. 7.3-c Block diagram for offset calibration

determined by varying CAL\_DAT\_\* and monitoring amp output against REF. When calibration is complete, cal\_en changes to "L" and the calibration result is evaluated and then forwarded to cal\*\_pass. If cal\*\_pass is "H" the calibration result is retained as the adjustment value; if cal\*\_pass is "L" the result is discarded and the default (reset) value is restored.

Where multiple bits have been set simultaneously in cal\_amp\_\* in the AMP\_CTRL register, offset calibrations are performed simultaneously for the corresponding phases. When cal\_en in the AMP\_STAT register changes to "L" and calibration is




Fig. 7.3-d Offset calibration

complete, cal\*\_pass is registered. The status can be cleared at any time by writing "1" to the cal\*\_pass\_cl bit in the AMP\_STAT\_CLR register. Note that cal\*\_pass automatically updates to "L" when calibration for the corresponding phase begins. During calibration, cal\_en is "H" and cal\_amp\_\* settings will be ignored.



# 7.4. Oscillator circuits

The TB9083FTG has two internal oscillator circuits: OSC\_IF is used by the charge pump, and OSC\_SM is used by the system clock, monitoring and SPI communication. Both oscillators have built-in CR and oscillate at 4 MHz (typ.). The oscillator circuits start up when the internal signal por\_x is cancelled. The reference voltage source used for the two oscillators are independent of each other(BG1,BG2).




Fig. 7.4-a Oscillator block diagram




Fig. 7.4-b Oscillator circuit timing chart



### 7.5. Error detection circuits

The TB9083FTG has error detection circuits for undervoltage (VB, VCC, VCC\_OP), overvoltage (VCPH, VCC, VCC\_OP, external MOSFET VGS), overtemperature, external MOSFET VDS and abnormal frequency. For operational descriptions refer to Section 7.5.1 onwards. When an error is detected and the pre-driver circuit has been switched off, external MOSFET VDS detection is disabled. Once the error has been rectified and the pre-driver circuit is operational, the external MOSFET VDS detection is re-enabled.

**Table 7.5-a Monitoring functions** 

Monitoring features	Reg. setting	Bit setting	Operation in detection (Note4,5,6,7)	Initi al stat e	BI S T (N ot e8	Status Reg. (Note2)	Status Clear (Note1)	NDI AG (Not e3)
VCC undervoltage1 VCC undervoltage 2	_	_	All(9ch) pre-drivers: OFF, Charge pump: OFF, Oscillator: OFF	_	_	_	_	"L"
		"000"	All(9ch) pre-drivers: OFF	_			uvb_cl	"L"
		"001"	All(9ch) pre-drivers: OFF	Х			_	"L"
		"010"	All(9ch) pre-drivers: OFF	_	_		_	"H"
VB undervoltage	uvb_op	"011"	Motor (6ch) pre-driver: OFF	_	Α	uvb	uvb_cl	"L"
		"100"	Motor (6ch) pre-driver: OFF	_			_	"L"
		"101"	Motor (6ch) pre-driver: OFF	_			_	"H"
		"000"	Detection disabled	Х		_	_	"H"
		"001"	Continued operation	_				
		"010"	All(9ch) pre-drivers: OFF	_				
	ocph	"011"	Motor (6ch) pre-driver: OFF	_	_			
	_op	"100"	All(9ch) pre-drivers: OFF, Charge pump: OFF	_	A	ocph	ocph_cl	"L"
		"101"	All(9ch) pre-drivers: OFF, Charge pump: OFF	_				
		"000"	Detection disabled	_		_		"H"
		"001"	Continued operation	_				
		"010"	All(9ch) pre-drivers: OFF	Х				
vcc		"011"	Motor (6ch) pre-driver: OFF					
overvoltage	ovc_op	011	All(9ch) pre-drivers: OFF,		Α	ovcc	ovcc_cl	"L"
Overvoitage		"100"	Charge pump: OFF	_			0000_01	-
		"101"	All(9ch) pre-drivers: OFF (hold),	<u> </u>	-			
VCC OD		"000"	Charge pump: OFF (hold)			_	_	"H"
VCC_OP undervoltage		"000" "001"	Detection disabled	X	1	_	_	Н П
undervollage		"010"	Continued operation	+ =				
	LIVAGOOD	"011"	All(9ch) pre-drivers: OFF	_				
	uvvccop _op	011	Motor (6ch) pre-driver: OFF All(9ch) pre-drivers: OFF,		Α	uvccop	uvccop_cl	"L"
	_0p	"100"	Charge pump: OFF	_		uvccop	uvccop_ci	
			All(9ch) pre-drivers: "L"(hold),					
		"101"	Charge pump: OFF (hold)	_				
VCC_OP	ovvccop	"000"	Detection disabled	Х		_	_	"H"
overvoltage	_op	"001"	Continued operation	<u> </u>	1			<u> </u>
		"010"	All(9ch) pre-drivers: OFF	_	1			
		"011"	Motor (6ch) pre-driver: OFF	_	Α			
		"100"	All(9ch) pre-drivers: OFF,	+_	1	ovccop	ovvccop_cl	"L"
		1 100	I Alliaciji pie-aliveia. Oi i .					
		100	Charge pump: OFF					



Monitoring features	Reg. setting	Bit setting	Operation in detection (Note4,5,6,7)	Initi al stat e	BI S T (N ot e8	Status Reg. (Note2)	Status Clear (Note1)	NDI AG (Not e3)
			Charge pump: OFF (hold)					
		"000"	Detection disabled	_	Α	_	_	"H"
		"001"	Continued operation	_				
		"010"	All(9ch) pre-drivers: OFF	Х				
Over	tsd_op	"011"	Motor (6ch) pre-driver: OFF	_				
temperature		"100"	All(9ch) pre-drivers: OFF Charge pump: OFF	_		tsd	tsd_cl	"L"
		"101"	All(9ch) pre-drivers: OFF (hold) Charge pump: OFF (hold)	_				
ALARM	olr on	"0"	All(9ch) pre-drivers: OFF	Х		alm dat	_	"L"
ALARIVI	alr_op	"1"	Motor (6ch) pre-driver: OFF	_		alm_det		
		"0000"	Detection disabled	_		_	_	"H"
		"0001"	Continued operation					
		"0010"	Detected phase pre-driver: OFF	_				
External	vdsh _op	"0011"	Detected phase pre-driver: OFF(hold)	_		vds_uh vds_vh vds_wh	vds_uh_cl vds_vh_cl	"L"
MOSFET		"0100"	All(9ch) pre-drivers: OFF	_				
Vds		"0101"	All(9ch) pre-drivers: OFF(hold)	_	_			
(high side)		"0110"	Motor (6ch) pre-driver: OFF	_			vds_vh_cl	
		"0111"	Motor (6ch) pre-driver: OFF(hold)	Х		VGO_IIII		
		"1000"	All(9ch) pre-drivers: OFF,	_				
		1000	Charge pump: OFF					
		"1001"	All(9ch) pre-drivers: OFF(hold),	_				
		"0000"	Charge pump: OFF (hold)				_	"H"
		"0000"	Detection disabled Continued operation					П
		"0010"	Detected phase pre-driver: OFF	_				
		0010	Detected phase pre-driver:					
External		"0011"	OFF(hold)	_				
MOSFET		"0100"	All(9ch) pre-drivers: OFF	_				
Vds	vdsl	"0101"	All(9ch) pre-drivers: OFF(hold)	_	1 —	vds_ul	vds_ul_cl	
(low side)	_op	"0110"	Motor (6ch) pre-driver: OFF		1	vds_vl	vds_vl_cl	"L"
		"0111"	Motor (6ch) pre-driver:OFF(hold)	Χ		vds_wl	vds_wl_cl	
		"1000"	All(9ch) pre-drivers: OFF, Charge pump: OFF	_				
		"1001"	All(9ch) pre-drivers: OFF(hold), Charge pump: OFF (hold)	_				
		"000"	Detection disabled	_		_	_	"H"
		"001"	Continued operation	_	1			<u> </u>
		"010"	All(9ch) pre-drivers: OFF	_	1			
		"011"	Motor (6ch) pre-driver: OFF	_	1			
ovtornal			All(9ch) pre-drivers: OFF,		1	vgs_uh	vgs_uh_cl	
external MOSEET	vae on	"100"	Charge pump: OFF		Α	vgs_ul	vgs_ul_cl	
MOSFET Vgs overvoltage	vgs_op	"101"	All(9ch) pre-drivers: OFF(hold), Charge pump: OFF (hold)	Х		vgs_vh vgs_vl vgs_wh vgs_wl	vgs_vh_cl vgs_vl_cl vgs_wh_cl vgs_wl_cl	"L"



Monitoring features	Reg. setting	Bit setting	Operation in detection (Note4,5,6,7)	Initi al stat e	BI S T (N ot e8	Status Reg. (Note2)	Status Clear (Note1)	NDI AG (Not e3)
		"000"	Detection disabled	0		_	_	"H"
		"001"	Continued operation	_				
Abnormalities in		"010"	All(9ch) pre-drivers: OFF	_		err_of err_uf	err_of_cl err_uf_cl	i
frequency	ferr_op	"011"	Motor (6ch) pre-driver: OFF	_	L			
(Note 9)		"100"	All(9ch) pre-drivers: OFF, Charge pump: OFF	_				"L"
		"101"	All(9ch) pre-drivers: OFF(hold), Charge pump: OFF (hold)	_				
		"0"	Detected phase pre-driver: OFF	0		_	_	"H"
Pre-driver Inhibition input	pl_op	"1"	Detected phase pre-driver: OFF	_	_	err_pl_u err_pl_v err_pl_w	err_pl_u_cl err_pl_v_cl err_pl_w_cl	"L"
SPI communication error	1	_	Detection disabled	_	_	err_spi	err_spi_cl	"L"
		"001"	Continued operation	0				
		"010"	All(9ch) pre-drivers: OFF(hold)	_				
QA calculation	qat_op	"011"	Motor (6ch) pre-driver: OFF	_	L	err_qac	err_qac_cl	"L"
		"100"	All(9ch) pre-drivers: OFF(hold), Charge pump: OFF (hold)	_				

Note1 In settings modes where the status clear bit is shown in the Status Clear column, once a status bit has been set by the error detection function, it will be retained until cleared by writing "1" to the corresponding status clear bit. A retained status register cannot be cleared while the error detection circuit is still showing an error. In operation modes that do not have a status clear bit in the Status Clear column, the status bit is cleared when error detection is resolved.

Note2 A dash in the Status Reg column indicates that no value is set in the status register for that operating mode.

Note3 "H" in the NDIAG column means that the NDIAG terminal does not change to "L" when an error is detected. "L" in the NDIAG column means that the NDIAG terminal will be the same as the status register (with the exception of VCC undervoltage detection). NDIAG output is "L" while the status register is retained, but reverts to "H" when all status registers are cleared. In operating modes where the status register is not retained, NDIAG reverts to "H" when error detection is cleared, irrespective of whether the status register has been cleared.

Note4 "(Retained)" in the Response to Detection column means that the response is dictated by the retained status register.

To revert to the standard response, the status register needs to be cleared. Where "(Retained)" does not appear, this means that the normal response will be restored once error detection is cleared, without needing to clear the status register.

Note5 The value \*\*\*\*\_op in the settings register for a monitoring function can be modified at any time; however, \*\*\*\*\_op has no effect on actual operations while the corresponding status register is indicating that an error has been detected.

Note6 "Charge pump off" means the CP\_SW is off and the CP driver stopped.

Note7 "All (9ch) pre-drivers:OFF", the pre-driver is driven to "L" so that the external FET including the safety relay is turned off. "Motor (6ch) pre-drivers:OFF" drives the pre-driver to "L" so that the external FET except the safety relay is turned off. "Detected phase pre-driver: OFF", the pre-driver is driven to "L" to turn off the high-side and low-side FET of the phase where the abnormality is detected.

Note8 A = ABIST, L = LBIST

Note9 If the OSC\_SM clock is lost, the detection response can still be executed but NDIAG will not change to "L."



# 7.5.1. VCC undervoltage detection 1 and 2

This circuit has two built-in comparators for detecting low VCC voltage; an "H" value from either of the comparators indicates undervoltage. The band gap voltages used as the baseline reference by the comparators are generated by band gap circuits BG1 and BG2.




Fig. 7.5.1-a Block diagram for VCC undervoltage detector



### > (1) VCC voltage drops

VCC voltage drops below the undervoltage Vthcll1/Vthcll2.

### > (2) VCC undervoltage detected

After the response time Tcl, VCC undervoltage signal (vcl1), (vcl2) "H" denotes undervoltage detection, (por\_x) changes to "L" and NDIAG output is "L." The motor drive (6 ch) pre-driver, safety relay (3 ch) pre-driver, charge pump and oscillator circuits all switch off and remain off until the undervoltage is cancelled.

#### > (3) VCC voltage restored (undervoltage cancelled)

When VCC voltage is greater than Vthclh1/Vthclh2, VCC undervoltage signal (vcl1), (vcl2) changes to "L" and undervoltage is cancelled.

# > (4) Normal operation resumes

If a BIST diagnosis of OK is returned after LBIST/ABIST execution, normal operation resumes. The charge pump circuit starts operating and the pre-driver circuits are re-enabled. If an NG diagnosis is returned, the charge pump and pre-driver circuits will not operate. NDIAG output is "H" for an OK diagnosis and "L" for a NG diagnosis. (See Section 7.7 for details.)




Fig. 7.5.1-b Timing chart for VCC undervoltage detection

Note: If the Vcc voltage falls further below the undervoltage threshold, standby mode will be engaged, whereby all functions other than Vcc undervoltage detection are switched off.



# 7.5.2. VB undervoltage detection

This circuit comprises a comparator and a filter for detecting VB undervoltage; filter output of "H" indicates undervoltage. The band gap voltage used as the baseline reference by the comparator is generated by the band gap circuit BG2.




Fig. 7.5.2-a Block diagram for VB undervoltage detection



#### > (1) VB voltage drops

VB voltage drops below the undervoltage threshold VthbII. Vb L detection comparator outputs H.

#### > (2) VB undervoltage detected

After the detection filter time Tbl has elapsed, VB undervoltage signal (vbl) "H" indicating undervoltage is generated, and all (9 ch) pre-driver circuits including safety relay switch off, as well as the motor drive (6 ch) pre-driver circuit. Note that the oscillator and charge pump circuits do not switch off. Pre-driver circuits remain off until undervoltage is cancelled. At this point one of six operating modes can be selected via the SPI.

If the mode is changed during VB undervoltage, settings will not be enabled until the undervoltage is cancelled and the uvb register is cleared.

#### > (3) VB voltage restored (undervoltage cancelled)

Once the VB voltage exceeds Vthblh, the VB undervoltage signal (vbl) changes to "L," undervoltage is cancelled and normal operation resumes.

If NDIAG output is "L," clear the uvb register via the SPI to change it back to "H."

During an undervoltage, uvb register cannot be cleared and NDIAG output is "L."




Fig. 7.5.2-b Timing chart for VB undervoltage detection



# 7.5.3. VCPH overvoltage detection

This circuit comprises a comparator and a filter; filter output of "H" indicates overvoltage. The band gap voltage used as the baseline reference by the comparator is generated by the band gap circuit BG2.




Fig. 7.5.3-a Block diagram for VCPH overvoltage



### ➤ ① VCPH voltage rises

VCPH voltage exceeds the overvoltage threshold Vthcphh. VCPH H detection comparator outputs "H."

#### ➤ ② VCPH overvoltage detected

After the filter time Tcphh has elapsed, VCPH overvoltage signal (vcphh) "H" indicating overvoltage is generated and NDIAG output is "L," except where the register ocph\_op is "000," in which case NDIAG output remains at "H" and all circuits continue to operate as normal.

At this point one of six operating modes can be selected via the SPI.

If the mode is changed during VCPH overvoltage, settings will not be enabled until the overvoltage is cancelled and the ocph register is cleared.

#### > 3 VCPH voltage restored (overvoltage cancelled)

Once the VCPH voltage drops below Vthcphhl, the VCPH overvoltage signal (vcphh) changes to "L" and the overvoltage is cancelled.

When register ocph\_op is "101," the charge pump and pre-drivers remain off after the overvoltage is cancelled and NDIAG remains at "L."

When register ocph\_op is "001", "010", "011" or "100," the charge pump and pre-drivers operate normally but the status register is retained and NDIAG remains at "L."

When register ocph is cleared via SPI, NDIAG changes to "H."

During an overvoltage, register ocph cannot be cleared and NDIAG output is "L."




Fig. 7.5.3-b Timing chart for VCPH overvoltage



# 7.5.4. VCC overvoltage detection

This circuit comprises a comparator and a filter; filter output of "H" indicates overvoltage. The band gap voltage used as the baseline reference by the comparator is generated by the band gap circuit BG2.




Fig. 7.5.4-a Block diagram for VCC overvoltage detection



#### ➤ ① VCC voltage rises

VCC voltage exceeds the overvoltage threshold Vthchh. VCC H detection comparator outputs "H."

#### > 2 VCC overvoltage detected

After the filter time Tch has elapsed, VCC overvoltage signal (vch) "H" indicating overvoltage is generated and NDIAG output is "L," except where the register ovc\_op is "000," in which case NDIAG output remains at "H" and all circuits continue to operate as normal.

At this point one of six operating modes can be selected via the SPI.

If the mode is changed during VCC overvoltage, settings will not be enabled until the overvoltage is cancelled and the ovc register is cleared.

#### > 3 VCC voltage restored (overvoltage cancelled)

Once the VCC voltage drops below Vthchl, the VCC overvoltage signal (vch) changes to "L" and the overvoltage is cancelled.

When register ovc\_op is "101," the charge pump and pre-drivers remain off after the overvoltage is cancelled and NDIAG remains at "L."

When register ovc\_op is "001", "010", "011" or "100," the charge pump and pre-drivers operate normally but the status register is retained and NDIAG remains at "L."

When register ovc is cleared via the SPI, NDIAG changes to "H."

During an overvoltage, register ovc cannot be cleared and NDIAG output is "L."




Fig. 7.5.4-b Timing chart for VCC overvoltage detection



# 7.5.5. VCC\_OP undervoltage detection

This circuit comprises a comparator and a filter; filter output of "H" indicates undervoltage. The band gap voltage used as the baseline reference by the comparator is generated by the band gap circuit BG2.




Fig. 7.5.5-a Block diagram for VCC\_OP undervoltage detection



#### UCC\_OP voltage drops

VCC\_OP voltage drops below the undervoltage threshold Vthccopll. VCC\_OP L detection comparator outputs "H."

#### > 2 VCC OP undervoltage detected

After the detection filter time Tccopl has elapsed, VCC\_OP undervoltage signal (vccopl) "H" indicating undervoltage is generated and NDIAG becomes "L," except where the register uvccop\_op is "000," in which case NDIAG output remains at "H" and all circuits continue to operate as normal.

At this point one of six operating modes can be selected via the SPI.

If the mode is changed during VCC\_OP undervoltage, settings will not be enabled until the undervoltage is cancelled and the uvccop\_op register is cleared.

#### > 3 VCC OP voltage restored (undervoltage cancelled)

Once the VCC\_OP voltage rises above Vthccoplh, the VCC\_OP undervoltage signal (vccopl) changes to "L" and the undervoltage is cancelled.

When register uvccop\_op is "101," the charge pump and pre-drivers remain off after the overvoltage is cancelled and NDIAG remains at "L."

When register uvccop\_op is "001", "010", "011" or "100," the charge pump and pre-drivers operate normally but the status register is retained and NDIAG remains at "L." When register uvccop is cleared via the SPI, NDIAG changes to "H."

During an overvoltage, register uvccop cannot be cleared and NDIAG output is "L."




Fig. 7.5.5-b Timing chart for VCC OP undervoltage detection



# 7.5.6. VCC\_OP overvoltage detection

This circuit comprises a comparator and a filter; filter output of "H" indicates overvoltage. The band gap voltage used as the baseline reference by the comparator is generated by the band gap circuit BG2.




Fig. 7.5.6-a Block diagram for VCC\_OP overvoltage detection



### ➤ ① VCC\_OP voltage rises

VCC\_OP voltage exceeds the overvoltage threshold Vthccophh. VCC\_OP H detection comparator outputs "H."

#### 

After the filter time Tccoph has elapsed, VCC\_OP overvoltage signal (vccoph) "H" indicating overvoltage is generated and NDIAG output is "L," except where the register ovcop\_op is "000," in which case NDIAG output remains at "H" and all circuits continue to operate as normal.

At this point one of six operating modes can be selected via the SPI.

If the mode is changed during VCC\_OP overvoltage, settings will not be enabled until the overvoltage is cancelled and the ovccop register is cleared.

#### > 3 VCC OP voltage restored (overvoltage cancelled)

Once the VCC\_OP voltage drops below Vthccophl, the VCC\_OP overvoltage signal (vccoph) changes to "L" and the overvoltage is cancelled.

When register ovcop\_op is "101," the charge pump and pre-drivers remain off after the overvoltage is cancelled and NDIAG remains at "L."

When register ovcop\_op is "001", "010", "011" or "100," the charge pump and pre-drivers operate normally but the status register is retained and NDIAG remains at "L."

When register ovccop is cleared via the SPI, NDIAG changes to "H."

During an overvoltage, register ovccop cannot be cleared and NDIAG output is "L."




Fig. 7.5.6-b Timing chart for VCC\_OP overvoltage detection



# 7.5.7. Overtemperature detection

The built-in overtemperature detector comprises a detection comparator and a filter; filter output of "H" indicates overtemperature. The band gap voltage used as the baseline reference by the comparator is generated by the band gap circuit BG2.

A chip temperature higher than Tsdh is deemed by the overtemperature detection comparator to be an overtemperature. When the internal temperature falls below Tsdl, the overtemperature is cancelled. At this point one of six operating modes can be selected via the SPI.




Fig. 7.5.7-a Overtemperature detection block diagram



#### > 1 Overtemperature detected

If the temperature exceeds Tsdh then, after the detection filter time Ttsd has elapsed, the overtemperature detected signal (tsddet) "H" is generated to indicate an overtemperature, and NDIAG changes to "L" except where register tsd\_op is "000," in which case NDIAG remains at "H" and all circuits operate as normal.

At this point one of six operating modes can be selected via the SPI.

If the mode is changed during an overtemperature, settings will not be enabled until the overtemperature is cancelled and the tsd register is cleared.

#### > 2 Overtemperature cancelled

Once the temperature drops below Tsdl the overtemperature detected signal (tsddet) changes to "L" and the overtemperature is cancelled.

When register tsd\_op is "101," the charge pump and pre-drivers remain off after the overtemperature is cancelled and NDIAG remains at "L."

When register tsd\_op is "001", "010", "011" or "100," the charge pump and pre-drivers operate normally but the status register is retained and NDIAG remains at "L." If register tsd is cleared via the SPI, NDIAG changes to "H."

During an overtemperature, register tsd cannot be cleared and NDIAG output is "L."




Fig. 7.5.7-b Timing chart for overtemperature detection



### 7.5.8. External MOSFET VDS detection

The external MOSFET drain and source terminals are monitored. The response to abnormal VDS is specified via the FET OPSEL register (see Table 7.5-a for details). Similarly, the threshold voltage (value 12) and detection period (value 4) can be modified via the HS VDS SEL and LS VDS SEL registers. The HUS, HVS and HWS terminals are equipped with internal pull-up and pull-down resistors, though these are normally off (refer to Section 7.8 for details). In a phase where a fault has been detected and pre-drivers are disabled, VDS detection is switched off; consequently, other VDS factors will not be latched. VDS detection can be disabled on individual channels via the FET\_DET\_SEL register.




Fig. 7.5.8-a Block diagram for external MOSFET VDS detection

Comparator output Comparator Input Signal Description comparison Output  $V_{HUS}$ - $V_{LUS}$  >  $V_{thvdsul}$ (vdsulo) = "H"LUI = "H" VDS fault for low side U phase MOSFET  $V_{HVS}$ - $V_{LVS}$  >  $V_{thvdsvl}$ (vdsvlo) = "H"LVI = "H" VDS fault for low side V phase MOSFET (vdswlo) = "H" LWI = "H"  $V_{HWS}$ - $V_{LWS}$  >  $V_{thvdswl}$ VDS fault for low side W phase MOSFET  $V_{HS}$ - $V_{HUS}$  >  $V_{thvdsuh}$ (vdsuho) = "H"HUI = "H" VDS fault for high side U phase MOSFET  $\overline{V_{\text{HS-VHVS}}} > V_{\text{thvdsvh}}$ HVI = "H" (vdsvho) = "H" VDS fault for high side V phase MOSFET  $V_{HS}$ - $V_{HWS}$  >  $V_{thvdswh}$ (vdswho) = "H"HWI = "H" VDS fault for high side W phase MOSFET

Table 7.5.8-a VDS detection scenarios

#### Note

- The high side threshold voltage for detection is defined by the voltage across HS-H\*S at the IC terminal. This value should take into account the high side MOSFET drain-source voltage.
- The low side threshold voltage for detection is defined by the voltage across H\*S-L\*S at the IC terminal. This value should take into account the low side MOSFET drain-source voltage.
  - · Asterisks (\*)denote U, V and W.






Fig. 7.5.8-b Timing chart for short-circuit detection (register vdsl\_op = vdsh\_op "0000")






Fig. 7.5.8-c Timing chart for short-circuit detection (register vdsl\_op = vdsh\_op "0001")






Fig. 7.5.8-d Timing chart for short-circuit detection (register vdsl\_op = vdsh\_op "0010")






Fig. 7.5.8-e Timing chart for short-circuit detection (register vdsl\_op = vdsh\_op "0011")

2023-07-24






Fig. 7.5.8-f Timing chart for short-circuit detection (register vdsl\_op = vdsh\_op "0100")






Fig. 7.5.8-g Timing chart for short-circuit detection (register vdsl\_op = vdsh\_op "0101")






Fig. 7.5.8-h Timing chart for short-circuit detection (register vdsl\_op = vdsh\_op "0110")






Fig. 7.5.8-i Timing chart for short-circuit detection (register vdsl\_op = vdsh\_op "0111")






Fig. 7.5.8-j Timing chart for short-circuit detection (register vdsl\_op = vdsh\_op "1000")






Fig. 7.5.8-k Timing chart for short-circuit detection (register vdsl\_op = vdsh\_op "1001")



# 7.5.9. External MOSFET VGS overvoltage detection

The external MOSFET gate and source terminals are monitored for VGS in excess of the specified threshold. VGS overvoltage detection is applied to each external MOSFET separately.




Fig. 7.5.9-a Block diagram for VGS overvoltage detection



The response to VGS overvoltage is specified via the <a href="FET\_OPSEL">FET\_OPSEL</a> register. Power cannot be cut from pre-drivers on individual channels; however, switching the charge pump off will shut off the power to the pre-drivers. Overvoltage threshold values can be specified for individual channels using different reference voltages to VBG1 and VBG2. Up to six VGS overvoltage detection events can be viewed in the <a href="STAT2">STAT2</a> register. The <a href="FET\_DET\_SEL">FET\_DET\_SEL</a> register is used to enable/disable VGS overvoltage detection on each channel.




Fig. 7.5.9-b VGS overvoltage detection circuit diagram



#### > 1 VGS overvoltage detected


When VGS voltage exceeds Vth\_vgsh, VGS overvoltage signal (vgs[h/l][u/v/w]\_ov) "H" is generated after the filter time Fil\_vgs has elapsed. NDIAG output is "L," except where register vgs\_op is "000," in which case the VGS overvoltage is ignored, NDIAG remains at "H" and all circuits continue to operate as normal. At this point one of six operating modes can be selected via the SPI. Note that if the overvoltage response mode register is modified during an overvoltage event, changes will not take effect until the VGS overvoltage has been cancelled and register vgs\_[u/v/w][h/l] has been cleared.

#### > 2 VGS overvoltage cancelled

Once the VGS voltage drops below Vth\_vgsl, the VGS overvoltage signal (tvgs[h/l][u/v/w]) changes to "L" and the overvoltage is cancelled.

When register vgs\_op is "101," the charge pump and pre-drivers remain off after the overvoltage is cancelled and NDIAG remains at "L."

When register vgs\_op is "001", "010", "011" or "100," the charge pump and pre-drivers operate normally but the status register is retained and NDIAG remains at "L."



When register vgs[h/l][u/v/w]\_ov is cleared via the SPI, NDIAG changes to "H." During an overvoltage, register vgs[h/l][u/v/w]\_ov cannot be cleared and NDIAG output is "L."

Fig. 7.5.9-c Operational chart for VGS overe detection



# 7.5.10. Two-way internal oscillator frequency monitoring

Each of the two internal oscillators OSC\_IF and OSC\_SM monitors the other's oscillation frequency. If the OSC\_IF frequency is found to be 1/K<sub>freqdet</sub> or more below the OSC\_SM frequency, the err\_uf register is set; if the OSC\_IF frequency is K<sub>freqdet</sub> or more above the OSC\_SM frequency, the err\_of register is set. The OSC\_IF and OSC\_SM frequencies are monitored at all times except during BIST.

The ferr\_op register offers a choice of six modes for the action taken in response to a frequency error. See Table 7.5-a for details. Modifications to the ferr\_op register made during a frequency error event will be registered but will not be enabled until the frequency error has been cancelled and the err\_of/err\_uf register has been cleared.




Fig. 7.5.10-a Circuit diagram for two-way internal frequency monitoring




Fig. 7.5.10-b Timing chart for two-way internal frequency monitoring — Part 1






Fig. 7.5.10-c Timing chart for two-way internal frequency monitoring — Part 2



When ferr\_op is 000, oscillator frequency detection is disabled.

When ferr\_op is any other value, err\_of status will be set if the OSC\_IF frequency is Kfreqdet or more above the OSC\_SM frequency, and err\_uf status will be set if the OSC\_IF frequency is 1/Kfreqdet or more below the OSC\_SM frequency. The NDIAG terminal changes to "L" for both err\_uf and err\_of statuses. NDIAG can be restored to "H" by clearing the status register. Note that the status register can only be cleared when the most recent frequency comparison shows the OSC\_IF frequency within the required range (no higher than Kfreqdet and no lower than 1/Kreqdet).

When ferr\_op is 010 and the frequency is outside the required range, pre-drivers and relay output are switched off.

When ferr\_op is 011 and the frequency is outside the required range, pre-driver outputs are switched off.

When ferr\_op is 100 and the frequency is outside the required range, pre-drivers, relays and the charge pump are switched off.

When ferr\_op is 101 and there is a status register set, pre-drivers, relays and the charge pump are switched off.




Fig. 7.5.10-d Operating modes in the event of a frequency error



## 7.5.11. QA detection

The SPI communication block is equipped with a QA detection feature. Refer to Section 7.9.2 and Table 7.5-a for details




Fig. 7.5.11-a Block diagram for QA detection



#### > I-① QA operation error detection

When a QA operation error is detected, register err\_qa changes to "H" and NDIAG changes to "L." If a QA timeout is detected, register err\_qato changes to "H" and NDIAG is "L."

#### > I-2 QA error cumulative detection

When a cumulative QA error is detected, register err\_qac changes to "H" and the action specified in register qat\_op is executed. At this point there are four operating modes that can be selected via the SPI.




Fig. 7.5.11-b Timing chart for QA error detection



# 7.6. ALARM input circuit

The ALARM terminal is reserved for microcomputer pre-driver shut down commands. The ALARM signal is an internal signal using either OSC\_SM or OSC\_IF that is used to enable and disable motor drive and safety relay pre-driver circuits.

- When ALARM is "L," pre-driver circuits specified in the ALM CTRL register are disabled.
- When ALARM is "H," pre-driver circuit input and internal signal can be used for enable/disable operations.
- The input side of the ALARM terminal is equipped with a digital filter (D.F.) to filter out noise.
- The digital filter time can be enabled in the ALM CTRL register.
- OSC\_SM signals are the only alm\_det details in the ALARM detection status <u>STAT1</u> register that can be accessed through the SPI.




Fig. 7.6-a MOSFET drive circuit control block diagram

por_x	alr_op	almdet_if_x	almdet_sm_x	gate_en_u	gate_en_v	gate_en_w	gate_en_r
L	*	*	*	L	L	L	L
		L	*	L	L	L	L
		*	L	L	L	L	L
							to
	L	Н	Н	to gate_off_u	to gate_off_v	to gate_off_w	gate_off_r
							to
		L	*	L	L	L	gate_off_r
							to
		*	L	L	L	L	gate_off_r
							to
Н	Н	Н	Н	to gate_off_u	to gate_off_v	to gate_off_w	gate_off_r

Table 7.6-a Truth table for MOSFET driver controller

Note

- \* denotes "don't care"
- The gate\_off\_u, gate\_off\_v, gate\_off\_w and gate\_off\_r commands are used to stop pre-drivers for reasons other than an alarm
- The gate\_off\_if and gate\_off\_rif commands are used to stop pre-drivers for reasons other than an alarm (frequency error detection using OSC\_IF)



## 7.7. ABIST/LBIST

ABIST/LBIST performs a diagnosis at IC startup to check that error detection functions are working normally.

- At IC startup, oscillator circuits start after a VCC undervoltage has been cancelled and the ABIST diagnosis begins after LBIST is finished.
  - If LBIST returns a NG result, the ABIST diagnosis is cancelled and the charge pump and pre-drivers are disabled.
  - Once ABIST starts, turning on the diagnosis switch toggles the comparator input voltage and inverts the detection comparators.
- The diagnosis is synchronized to the clock. Diagnostic data is input to the ABIST evaluation circuit. NDIAG remains at "L" while the diagnosis is in progress.
  - When the diagnosis process is completed, the IC switches to normal operation.
  - If no errors are detected during diagnosis, NDIAG changes to "H."
  - If errors are detected, NDIAG remains at "L" and the diagnostic data is retained.
  - Table 7.5-a lists the diagnostics points.




Fig. 7.7-a ABIST block diagram (VCC overvoltage detection)



Since the en\_cp bit in the <u>CP\_RLY\_CTRL</u> register has a default value of 1, the charge pump is enabled when ABIST finishes normally.

Table 7.7-a Truth table for charge pump circuit operations

ABIST	ABSIT results	Abnormalities other than ABSIT are detected.	en_cp [SPI]	Internal signal cp_en	Charge pump circuit
Before ABIST	*				
During ABIST		*	*		Disable
	NG			_	Disable
After		TRUE			
ABSIT	OK				
		FALSE	Н	Н	Enable

Note: Vcph = Vb during ABIST/LBIST since due to influence of internal pull-up/pull-down resistors

Table 7.7-b Truth table for pre-driver circuit operations

ABIST	ABSIT results	Abnormalities other than ABSIT are detected.	Internal signal gete_en_u/v/w	Pre-driver circuit
Before ABIST	*			
During ABIST		*	L	Disable
	NG			
After ABSIT	OK	TRUE		
	S	FALSE	Н	Enable



## < ABIST Overall operation/Start-up operation>

#### IC launch

When the IC is launched, as the low voltage of Vcc is released, the divider circuit starts to operate.

#### 2 LBIST execution

The divider circuit starts to operate, starting LBIST.

#### 3 ABIST launch

After LBIST, ABIST is started. By switching detection comparators periodically, it diagnoses whether the detection comparators correctly output fault detection signals.

#### 4 Diagnosis

Judgment on the respective comparator below is made.

VB low voltage, VCPH high voltage, VCC high voltage, VCC\_OP low voltage, VCC\_OP high voltage, overtemperature.

#### ➤ ⑤ ABIST shut-down

When the diagnosis is completed on the all comparators, the IC switches to the normal operation mode, the charge pump circuit starts operating, and the pre-driver circuit can be turned on. And the diagnosis result is output to NDIAG.

When the diagnosis result is NG, the charge pump circuit and pre-driver circuit remain "off."




Fig. 7.7-b ABIST timing chart

#### Note

- Dependent on the internal pull-up/down resistance while ABIST / LBIST is being executed, and Vcph=Vb.
- •There is no starting sequence for VB and VCC. If VB undervoltage detection and VCC\_OP undervoltage detection are not released at the start of ABIST, the ABIST result will be abnormal.

Slew rates of Vb and Vcc should be within the ranges below.

Vb= less than 8V/µs

Vcc= less than 0.3V/µs

•The execution period of LBIST and ABIST combined is about 2.6ms (typ.), 4.0ms(max). Start SPI communication after LBIST and ABIST are completed.



# 7.8. Initial diagnosis circuit for external FETs and relays

# 7.8.1. Block diagram

Fig. 7.8-a shows the block diagram (this is a conceptual diagram and not a practical circuit). An inspection circuit (FET\_TEST block) is fitted for executing the initial diagnosis on the external FETs and relays. During the inspection, VDS abnormality detection is disabled and the circuit for detecting VDS abnormality is used for inspecting external FETs and relays (FET\_TEST hereafter). Even during FET\_TEST, when a "pre-driver off" instruction appears (when gate\_en\_\*="L") for reasons other than VDS abnormality detection, the pre-driver is turned off. During the FET\_TEST period, pre-driver control signals for motor control is controlled by the FET\_TEST block. Relays always follow CP RLY CTRL register setting.

The resistors to maintain HUS, HVS, HWS terminals to the mid-voltage when the pre-drivers are off are connected while an inspection by FET\_TEST is being executed.




Fig. 7.8-a Block diagram of the diagnosis circuit for external FETs and relays



## 7.8.2. Classification of inspection modes

Table 7.8-a shows a list of inspection modes. When fet\_test\_unlock=0, it provides normal operation.

By setting fet\_manual\_test = 1 during the period of fet\_test\_unlock = 1, the external FET can be inspected manually. In this mode, relay drive signals are controlled by the register, FET drive signals are controlled by the input terminal, and the control method is the same as in the normal operation. In normal operation, the VDS detection comparator output is input to the noise filter only for the channels where the FET control input terminal is controlled to "H", but in the manual test mode, the comparator output for VDS detection is input to the noise filter regardless of the state of the input terminal for FET control. In manual test mode, VDS detection is disabled because the VDS detection circuit is used for FET inspection, fet rmidonU, fet rmidonV, fet\_rmidonW are the control bits to set U phase, V phase and W phase of the mid-voltage generating resistors to ON, respectively. Set each bit to ON depending on the inspection method that the user assumes. When multiple bits are turned ON simultaneously, resistors of the corresponding phases are turned ON simultaneously. The inspection is through expectation comparison by the microcomputer that reads the comparator output (after being filtered) for VDS detection from the VDS\_COMP\_STAT register.

By setting the fet\_test\_start bit while fet\_test\_unlock=1, an inspection sequence is started, and when fet\_auto\_test="H," timing control of FET drive and saving of the output results of VDS detection comparators are performed by this IC automatically. The FET drive patterns are previously assumed pre-defined drive patterns for Type A, B and C, but for Type D, arbitrary patterns can be set by the register. Since the circuit for VDS abnormality detection is used for FET inspection, VDS abnormality detection is disabled. The resistors for generating the mid-voltage are ON for all phases while the automatic sequence is running. Since FETs are driven by previously assumed pre-defined drive patterns for Type A, B and C, the comparator output is automatically compared with expected values within the IC, but since the drive patterns can be arbitrarily set by the user for Type D, expectation comparison is conducted by the microcomputer.

When fet\_manual\_test and fet\_auto\_test become valid simultaneously, fet\_auto\_test is given priority. When fet\_manual\_test\_[U,V,W] sets multiple bits simultaneously, mid-voltage generating resistors of the phases that are set to 1 are turned ON simultaneously. "\*" In Table 7.8-a means Don't 'care.

	<del></del>														
Register setting or status flag															
fet_test_unlock	fet_auto_test	fet_manual_test	fet_rmidonU	fet_rmidonV	fet_rmidonW	fet_test_type	Relay drive signal	FET drive signal	VDS detection	VDS detecti on compa rator (with Filter)	mid- voltage generatin g resistors	Expected value comparison	Overview		
0	*	*	*	*	*				Valid	VDS detecti	OFF		Normal operation		
		0	0	0	0			Controlled	valiu	on	OFF	_	FET test unlock state.		
	0		1	0	0	*		by input terminal.		U phase ON	Judgment				
	U	1	0	1	0						V phase ON	by microcomp	Manual FET test.		
			0	0	1		Controlled				W phase ON	uter.			
1						Α	by register setting by microcompu	Automatic control by IC.		Extern			Automatic FET test Type A.		
'						В	ter.		control by	control by	control by	al FET diagno sis		Expected value comparison	Automatic FET test Type B.
	1		*	*		С					phases ON		Automatic FET test Type C.		
					D		Controlled by register setting by microcomp uter.				Judgment by microcomp uter.	Automatic FET test Type D.			

Table 7.8-a List of inspection modes



## 7.8.3. FET manual inspection

By setting fet\_manual\_test to "H" in the FET\_TEST\_CNT1 register after setting fet\_test\_unlock="H" in the FET TEST CNT2 register, FET manual inspection can be conducted. In the FET manual inspection mode, FET control signals are controlled from input terminals as in the normal operation. The VDS abnormality detection circuit is changed to FET inspection mode, and the VDS comparator output signal is input to the noise filter regardless of the FET control input signal. Since the circuit for VDS abnormality detection is used for FET inspection, VDS abnormality detection is disabled. In addition, according to the setting of 3 bits of fet\_rmidonU, fet\_rmidonV, and fet\_rmidonW, the U phase, V phase, and W phase mid-voltage generating resistors can be turned ON individually. When multiple bits are turned ON at the same time, the resistance of the corresponding phase is turned ON simultaneously.

By setting ft\_comp\_sel="H," VDS detection comparator (after being filtered) output can be read from VDS COMP STAT register. Have the microcomputer read these values during inspection and confirm the expected operation.

When fet\_manual\_test and fet\_auto\_test become valid simultaneously, fet\_auto\_test is given priority and an automatic inspection sequence is started. And Fig. 7.8-b shows a period "Normal operation," which indicates that the IC operation has exited FET\_TEST mode. Please set fet\_test\_nulock="L" during the period of "normal operation in which actually driving a motor is intended" at the system level to prevent FET\_TEST from being invoked incorrectly.




Fig. 7.8-b Operation waveforms in the manual inspection mode



## 7.8.4. Inspection method Type A

This type is intended to be performed while motor relays are off. Before starting inspection, set motor relays OFF by the CP RLY CTRL register. By selecting fet\_test\_type=A and setting fet\_test\_start while fet\_test\_unlock="H," a Type A inspection sequence is started. When a Type A inspection sequence is started, this IC turns on the mid-voltage generating resistors and waits for a certain period of time. After that, this IC turns all pre-drivers for motor control OFF and performs expectation comparison. Then, this IC compares comparator output (after being noise filtered) with expected values while tuning ON the pre-drivers for motor control one by one. While an inspection sequence is being executed, resistors for maintaining HUS, HVS, and HWS at the mid-voltage when pre-drivers are off are tuned ON. During an inspection sequence, VDS comparator (after being filtered) output is stored in registers according to the predefined timing. Have the microcomputer check the inspection result after confirming that the sequence is completed by fet\_auto\_test="L." When no disagreement with expected values is found, fet\_test\_err="L" is given. When there is any disagreement with the expected values, the sequence is stopped when a disagreement is found, and at what step the disagreement is generated can be checked by reading the sequence number when the expectation disagreement is generated, expected values in Table 7.8-b, with the comparator output.




Fig. 7.8-c Operation waveforms in the inspection method Type A

Table 7.8-b Expected values in the inspection method Type A

		VDS_COMP_STAT							
		D10	D8	D6	D4	D2	D0		
		compout_uh	compout_ul	compout_vh	compout_vl	compout_wh	compout_wl	HEX	
	0	1	1	1	1	1	1	0555	
_	1	0	1	1	1	1	1	0155	
mnu	2	1	1	0	1	1	1	0515	
sed_I	3	1	1	1	1	0	1	0551	
ft_s(	4	1	0	1	1	1	1	0455	
_	5	1	1	1	0	1	1	0545	
	6	1	1	1	1	1	0	0554	



## 7.8.5. Inspection method Type B

This type is intended to be performed while motor relays are ON. Before starting inspection, set motor relays ON by the CP RLY CTRL register. By selecting fet\_test\_type=B and setting fet\_test\_start while fet\_test\_unlock="H," a Type B inspection sequence is started. When a Type B inspection sequence is started, this IC turns on the mid-voltage generating resistors and waits for a certain period of time. After that, this IC turns all pre-drivers for motor control OFF and performs expectation comparison. Then, this IC compares comparator output (after being noise filtered) with expected values while tuning ON the pre-drivers for motor control one by one. While an inspection sequence is being executed, resistors for maintaining HUS, HVS, and HWS at the mid-voltage when pre-drivers are off are tuned ON. During an inspection sequence, VDS comparator (after being filtered) output is stored in registers according to the predefined timing. Have the microcomputer check the inspection result after confirming that the sequence is completed by fet\_auto\_test="L." When no disagreement with expected values is found, fet\_test\_err="L" is given. When there is any disagreement with the expected values, the sequence is stopped when a disagreement is found, and at what step the disagreement is generated can be checked by reading ft\_seq\_num. The comparator (after being noise filtered) output stored when a disagreement is detected can be checked by reading VDS\_COMP\_STAT after setting ft\_comp\_sel="L." Where the fault has occurred can be presumed by comparing the sequence number when the expectation disagreement is generated, expected values in Table 7.8-c, with the comparator output.




Fig. 7.8-d Operation waveforms in the inspection method Type B

		VDS_COMP_STAT							
		D10	D8	D6	D4	D2	D0		
		compout_uh	compout_ul	compout_vh	compout_vl	compout_wh	compout_wl	HEX	
	0	1	1	1	1	1	1	0555	
_	1	0	1	0	1	0	1	0111	
unu	2	0	1	0	1	0	1	0111	
_sed_l	3	0	1	0	1	0	1	0111	
ft_s(	4	1	0	1	0	1	0	0444	
—	5	1	0	1	0	1	0	0444	
	6	1	0	1	0	1	0	0444	

Table 7.8-c Expected values in the inspection method Type B



## 7.8.6. Inspection method Type C

This type is intended to be used when inspecting whether pre-drivers for motor control can be stopped when abnormality is detected. When motor relays or power supply relays are used, perform the inspection after stopping the pre-drivers by setting ALARM terminal = "L" on the microcomputer or other means after setting the relay operation by <a href="CP RLY CTRL">CP RLY CTRL</a> register so that FETs for motor control operate normally. At this time, set alr\_op="H" in <a href="ALM CTRL">ALM CTRL</a> so that only the pre-drivers for motor control should stop and relays should not stop when ALARM is detected.

By selecting fet\_test\_type=C and setting fet\_test\_start while fet\_test\_unlock="H," a Type C inspection sequence is started. When a Type C inspection sequence is started, this IC turns on the mid-voltage generating resistors and waits for a certain period of time. After that, this IC turns all pre-drivers for motor control off and performs expectation comparison. Then, this IC compares comparator output (after noise filtered) signals with the expected values for two cases: when three channels of the motor control pre-drivers in the high side are turned ON simultaneously and when three channels in the low side are turned ON simultaneously. While an inspection sequence is being executed, resistors for maintaining HUS, HVS, and HWS at the mid-voltage when pre-drivers are off are tuned ON. During an inspection sequence, VDS comparator (after being filtered) output is stored in registers according to the predefined timing. Have the microcomputer check the inspection result after confirming that the sequence is completed by fet\_auto\_test="L." When no disagreement with expected values is found, fet\_test\_err="L" is given. When there is any disagreement with the expected values, the sequence is stopped when a disagreement is found, and at what step the disagreement is generated can be checked by reading ft\_seq\_num. The comparator (after being noise filtered) output stored when a disagreement is detected can be checked by reading VDS\_COMP\_STAT after setting ft\_comp\_sel="L." Where the fault has occurred can be presumed by comparing the sequence number when the expectation disagreement is generated, expected values in Table 7.8-d, with the comparator output.




Fig. 7.8-e Operation waveforms in the inspection method Type C

Table 7.8-d Expected values in the inspection method Type C

			VDS_COMP_STAT							
		D10	D8	D6	D4	D2	D0			
		compout_uh	compout_ul	compout_vh	compout_vl	compout_wh	compout_wl	HEX		
nu_	0	1	1	1	1	1	1	0555		
sed	<b>■</b> 1	1	1	1	1	1	1	0555		
#	2	1	1	1	1	1	1	0555		



## 7.8.7. Inspection method Type D

This model is intended to be used when inspecting the independence of the motor relays, but allows any combination of FET drives to be set by the FET\_TEST\_CNT2 register, so can be used for general purposes. A Type D inspection is executed for a single pattern only. The Type D inspection allows any combination of FET drives to be set but uses the values at the timing when the Type D inspection sequence is started, so set the desired values before starting. When a drive pattern in which both high side and low side are ON simultaneously, both the high and low sides are treated as OFF. The IC does not perform expectation comparison but the comparator output (after being noise filtered) signals can be read for six channels. While an inspection sequence is being executed, resistors for maintaining HUS, HVS, and HWS at the mid-voltage when pre-drivers are off are tuned ON

By selecting fet\_test\_type=D and setting the fet\_test\_start during a fet\_test\_unlock=H period, a Type D inspection sequence is started. When a Type D inspection sequence is started, this IC turns on the mid-voltage generating resistors and waits for a certain period of time. After that, FETs are driven by the drive pattern set in the FET\_TEST\_CONT2 register. During an inspection sequence, VDS comparator (after being filtered) output is stored in registers according to the predefined timing. Have the microcomputer check the inspection result after confirming that the sequence is completed by fet\_auto\_test="L." The comparator (after being noise filtered) output stored during the inspection can be checked by reading VDS\_COMP\_STAT, so, have the microcomputer check whether the operation is as expected or not.




Fig. 7.8-f Operation waveforms in the inspection method Type D



## 7.8.8. Starting and ending an inspection sequence

By setting the fet\_test\_start bit after setting fet\_test\_unlock="H," inspection is started. Fig. 7.8 g shows a period described as "Normal operation, which indicates that the IC's operation has gotten out of the FET\_TEST mode. Please set fet\_test\_nulock="L" during the period of "normal operation in which actually driving a motor is intended" at the system level to prevent FET TEST from being invoked incorrectly. Even if fet\_test\_start is received during an inspection, it is ignored. While FET\_TEST is being executed, pre-drivers for motor control are controlled by the FET\_TEST block. To prevent FETs from being unintentionally driven when FET\_TEST is started and ended, have the microcomputer control FETs' control signals (HUI, HVI, HWI, LUI, LVI, LWI terminal input) so that FETs are turned OFF before executing FET\_TEST.

There are two ways to stop an inspection: using fet\_test\_stop and fet\_test\_unlock="L."

When stopped by fet\_test\_stop, the inspection stops when a step being executed is completed (the ft\_seq\_num after the inspection completion is number of the inspection step executed last). However, when fet\_test\_stop is received in the final inspection step in each inspection sequence, it is ignored (ft\_seq\_num=6h in a Type A or Type B inspection sequence, ft\_seq\_num=2h in a Type C inspection sequence, Type D inspection sequence).

When fet\_test\_unlock="L" is used, the inspection is forced to return to the normal operation state when fet\_test\_unlock="L" is received irrespective of whether the inspection step being executed has been completed or not (the relation between ft\_seq\_num and stored comparator output results is not guaranteed).

The vds\*\*\_det which is the input signal to the noise filter for VDS detection is enabled only during periods when the applicable channels are controlled to be ON and used for VDS voltage abnormality detection, but is always enabled for FET inspection during the FET\_TEST periods. However, VDS abnormality detection is disabled during FET\_TEST periods, so VDS abnormality is not detected during a FET\_TEST period. While FET\_TEST is being executed, resistors for maintaining the mid-voltage are tuned ON.

For inspection methods Type A and Type B, when there is no disagreement with expected values, an inspection stops at ft\_seq\_num=7h, and for Type C inspection method, at ft\_seq\_num=3h. The fet\_auto\_test is a register that can be read and becomes "H" while FET\_TEST is being executed.




Fig. 7.8-g Operation waveforms related to the starting and ending of FET inspection



## 7.8.9. Operation when disagreement with any expected value occurs

In an inspection of Type A/Type B/Type C, expectation comparison is performed during the inspection. When disagreement with any expected value occurs, the inspection sequence is stopped and fet\_test\_err="H" is set. At this time, the number of the inspection sequence at which the expectation disagreement occurred is stored in ft\_seq\_num. In ft\_comp\_save (data when VDS\_COMP\_STAT's ft\_comp\_sel="L"), the comparator output (after being noise filtered) signals in the inspection performed last (expectation disagreement occurred) are stored for six channels. By reading these values, the microcomputer can check at what output at what inspection step the disagreement occurred. The fet\_test\_err register and ft\_comp\_save register are cleared when a new inspection is started or the ft\_save\_cl bit is set.




Fig. 7.8-h Operation waveforms when expectation disagreement is detected

## 7.8.10. Selecting data to be read

Data to be read by the VDS\_COMP\_STAT register can be selected by setting the ft\_comp\_sel bit from data during an automatic sequence and current values of VDS comparator output. The ft\_comp\_sel is only a setting bit to select which data to read, and does not affect data stored in automatic sequences. There is no restriction that ft\_comp\_sel="L" has to be always set during an automatic sequence. It is enough to set ft\_comp\_sel="L" when checking the results stored in an automatic sequence.




Fig. 7.8-i Selecting data to be read by setting ft comp sel



# 7.8.11. Output to NDIAG during FET inspection

Setting ft\_ndiag\_sel="H" allows NDIAG="L" to be set while FET\_TEST is being executed (during a fet\_auto\_test="H" period) and when expectation disagreement is detected during an inspection (during a fet\_test\_err="H" period). The fet\_test\_err is cleared when a new inspection is started or the ft\_save\_cl bit.




Fig. 7.8-j Operation waveform when outputting to NDIAG during inspection

Table 7.8-e shows the FET inspection time when there is no error. When ft\_ndiag\_sel = "H" is set it is the same as the length of the NDIAG = "L" period.

Table 7.8-e FET inspection time

Test Type	Тур.	Max
Type A	1024µs	1576µs
Type B	1024µs	1576µs
Type C	512µs	788µs
Type D	256µs	394µs

Rev.1.8



# 7.9. SPI communication circuit

The SPI communication circuit consists of the SPI core circuit and register read circuit.

Only when NSCS="L," communication with a microcomputer is possible.

At a rising edge of the clock, the microcomputer writes data to SI and at the next falling edge, the IC reads the data.

And at a rising edge of the clock, the IC writes data to SO and at the next falling edge, the microcomputer reads the data. SI receives data bits from the microcomputer from MSB to LSB.

SO sends data bits to the microcomputer from MSB to LSB.

The output is in a push-pull configuration and becomes a high impedance when NSCS="H."

And in the IC, the NSCS terminal is pulled up by a resistor, and SCLK and SI terminals are pulled down by resistors.




Fig. 7.9-a SPI communication circuit block diagram



# 7.9.1. SPI communication operation

When NSCS="L," serial data is transmitted in sync with SCLK. When NSCS="H," the SO output becomes a high impedance. The frame length is 32 bits. Two functions are provided: read operation and write operation, and selection between read operation and write operation can be made by "RW" bit (Address [7]). Address [0] is not used for address selection. The "Dummy" bit does not affect operation.

<Write operation>

The data format in the write operation is shown in Fig. 7.9 b.

SI consists of Address[7:0], address specifying bits, Write\_Data[15:0], write data specifying bits, and CRC[7:0], bits for checking data. When writing, an address is specified by setting Address[7]=0. Address[0] is not used for address selection. CRC covers Address[7:0] and Write\_Data[15:0].

SO outputs data of the address set by SI to Previous\_Data[15:0], after dummy data (0x00) is output in 8 bits during the SI's address setting period. At this time, the address data used for SO output is not checked by CRC. For write-only registers, output data from SO is zero. Previous\_Data [15: 0] is the data immediately before Write\_Data [15: 0] of the register specified by Address [7: 0] to be written. CRC covers Previous\_Data[15:0].

After writing, always confirm that correct data is written by reading the data. And empty bits having no register are read as 0 when read.




Fig. 7.9-b Data format during write operation

#### < Read operation>

The data format in the read operation is shown in Fig. 7.9-c.

SI consist of Address[7:0], address specifying bits, Dummy[7:0], dummy data, and CRC[7:0], bits for checking data. When reading, an address is specified by setting Address[7]=1. Address[0] is not used for address selection. CRC covers Address[7:0].

SO outputs of the address set by SI to Read\_Data[15:0], after dumy data (0x00) is output during SI's address setting period. Empty bits having no register are read as 0 when read. CRC covers Read\_Data[15:0].




Fig. 7.9-c Data format during read operation



#### <CRC error check>

CRC error check is conducted to check whether data communication was correctly performed or not.

The generating polynomial is shown below. Its initial value is 0xFF.

$$x^8+x^4+x^3+x^2+1$$

When a CRC error is found, the operation is as shown below.

#### (1) In write operation

When a CRC error is found, data is not written to the IC.




Fig. 7.9-d CRC error during write operation

#### (2) In read operation

When a CRC error is found, a bad CRC intentionally created is returned from SO in the same frame. This makes the microcomputer detect the CRC error.




Fig. 7.9-e CRC operation during read operation

#### <When Vcc drop is detected>

When a Vcc drop is detected, SPI communication cannot be conducted.

When a Vcc drop is detected, SO is fixed to "0." (both in write operation and in read operation)

# <During LBIST>

SPI communication cannot be conducted.

# <Judged as Fail>

In SPI communication, the IC judges that an communication error has occurred in the following cases, and sets NDIAG="L," and "1" is written to err spi: register of SPI communication abnormality.

- (1) When an address with no register is accessed, an error is generated. For address judgment, Address[7:1] is used (When data is to be written to a register to which any write address is assigned, no data is written to the IC). Address[0] is ignored.
- · SO data in write operation is Dummy="0," Previous\_Data="0." And since no data is written to registers, register data maintains the previous state (or default values).
  - · SO data in read operation is "0."
  - (2) When the frame length is other than 32 bits, a communication error is generated.
    - When the frame length in write operation is other than 32 bits, nothing is written to the IC.
    - When the frame length is less than 32 bits in read operation, SO is HiZ when NSCS="H."
- · When the frame length is 33 bits or longer in read operation, SO is "0" output for the 33rd bit and later in the transmission frame.
  - (3) When a CRC error is detected, a communication error is generated.
    - · When a CRC error is detected in write operation, nothing is written to the IC.
  - · When a CRC error is detected in read operation, an intentionally created bad CRC is returned.
- \*An intentionally created bad CRC is made of bits generated by inverting all bits of a normal CRC for Read\_Data[15:0] output from SO.



# 7.9.2. QA timer function

The SPI circuit contains QA operation and timer functions, and this IC can perform protection operation such as checking whether the microcomputer's arithmetic function works correctly at a certain level and turning pre-drivers off when pre-defined conditions are not met. With the QA CTRL register, timeout enabled/disabled, timeout time, and operation when an accumulated error value has exceeded the pre-defined value are set. By using ANSWER SET register's qa\_code[3:0] or qa\_dat[3:0], for the QA timer block, starting the QA timer (Start command), setting answers to the QA timer (AnsSet command) and stopping the QA timer (Stop command) can be performed. In the calculation of answer data of the QA timer, by reading the QA COUNT register, data such as QA timer's sequence number at a read operation and expected value data in the previous sequence can be read. So, use these values to create answer data in the microcomputer side and set them in this IC.

## 7.9.2.1. Start command

By setting qa\_code[3:0]=0xA (Start command) in the ANSWER\_SET register, a QA timer sequence is started. Set an initial value that is expected as an answer to qa\_dat[3:0] at this time (the initial value cannot be set arbitrarily).

When en\_qat="H" has been set, timeout measurement starts at a rising edge of NSCS signal which is a related signal of SPI. As the determination of a sequence start uses qa\_code[3:0]=0xA only, the QA timer sequence is started even if the value of qa\_dat[3:0] is not valid. However, since the set data is an error, the error accumulation counter is incremented. When a QA timer sequence has already been started and an additional Start command is received, the error accumulation counter is incremented. When a CRC error is generated at the SPI communication level, the sequence is not started as it is discarded as an SPI communication error.




Fig. 7.9-f Start / AnsSet / Stop command

# 7.9.2.2. AnsSet command

By setting qa\_code[3:0]=0x7 (AnsSet command) in the ANSWER\_SET register, an answer value in the QA timer's sequence can be set in qa\_dat[3:0]. When the setting is for a period when a sequence of the QA timer has not been started, the setting is invalid and discarded.

When en\_qat="L," timeout measurement is not performed. When the value of qa\_dat[3:0] agrees with the expected value, the error accumulation counter is reset, the sequence counter is incremented, and a next answer is awaited. When the value of qa\_dat[3:0] disagrees with the expected value, the error accumulation counter is incremented, the sequence counter is incremented, and a next answer is awaited. When a CRC error is generated at the SPI communication level, QA timer judgment



is not performed as it is discarded as an SPI communication error. The sequence counter is also not incremented.

When en\_qat="H," timeout measurement as well as answer value check are performed at the same time. Measurement starts from the rising edge of the NSCS signal of the previous Start command or from the rising edge of the NSCS signal of the previous AnsSet command, and whether the next AnsSet command is set within Tga which is the timeout time set in the register is checked in advance. When an AnsSet command has not been set within the expected time or the value of ga dat[3:0] that has been set does not agree with the expected value, the error accumulation counter and sequence counter are incremented to wait for the next answer. The timeout measuring counter is reset when the value of the sequence counter has changed, and measurement is started again. When an CRC error is generated at the SPI communication level, AnsSet command is not set as it is discarded as an SPI communication error.




Fig. 7.9-g Operation waveforms when the calculation result is NG, when timeout occurred

#### 7.9.2.3. **Stop command**

By setting qa\_code[3:0]=0x5 (Stop command) in the ANSWER\_SET register, the QA timer sequence is stopped. At this time, qa\_dat[3:0] is ignored. The Stop command is valid while a QA timer sequence has been started and discarded when issued for other periods. When an CRC error is generated at the SPI communication level, a Stop command is not received as it is discarded as an SPI communication error.

### 7.9.2.4. Invalid command codes

When a command code other than AnsSet command and Stop command is specified to qa\_code[3:0] in the ANSWER\_SET register while a QA timer sequence has been started, the error accumulation counter is incremented. The sequence counter is not incremented, and the timeout counter is not cleared.



#### 7.9.2.5. Various statuses and error accumulation counter

The status bit err\_qa is set to "H" for a sequence where answer data has turned out to be invalid, and it is maintained until it is cleared by the err\_qa\_cl bit.

The status bit err\_qato is set to "H" for a sequence where answer data has not been obtained within the pre-defined time, and it is maintained until it is cleared by the err\_qato\_cl bit.

The status bit err\_gac is set to "H" for a sequence where the error accumulation counter value has reached 4, and it is maintained until it is cleared by the err\_qac\_cl bit.

Table 7.9-a Conditions to increment and clear the sequence counter

Increment	Clear
Received Start command / AnsSet command	Received Stop command
Timeout detected	

Table 7.9-b Conditions to increment and clear the error accumulation counter

Increment	Clear
The data set from the microcomputer is invalid	Sequence started by Start command
Data was not set within the specified time when en_qat = "H"	When the error accumulation counter is less than 4 and
was set	err_qac = "L", and the data set from the microcomputer
A code other than AnsSet / Stop command was received while	matches the expected value. Furthermore, when en_qat =
the QA timer sequence was valid	"H", data is set within the timeout period.
	When the error accumulation flag is cleared by the err_qac_cl
	bit.

Table 7.9-c Conditions to increment and clear the timeout counter

Increment	Clear
Increment automatically by internal clock	When the sequence counter value changes, the timeout
	counter is cleared and re-measurement is started.




Fig. 7.9-h Generation of various status bits



# 7.9.2.6. Operation linked with status bits

NDIAG becomes "L" while any of err\_qa, err\_qato, and err\_eqc has been set. While err\_eqc is set to "H," the operation of the charge pump and pre-drivers follows what has been set by qat\_op. The value qat\_op can be modified at any time; however, qat\_op has no effect on actual operations while err\_qac="H", The new qat\_op value takes effect after err\_qac = "L".




Fig. 7.9-i Behavior by various flags and clear bit at the time of error occurrence



#### 7.9.2.7. Calculation of answer values

By reading current\_seq\_number of the QA\_COUNT register, the QA timer's current sequence number can be read. The microcomputer can use currnet\_seq\_number when it generates an answer value from the table of expected values. By reading prev\_expected\_value of the QA\_COUNT register, the expected value of the previous sequence can be read. When the microcomputer calculates the answer value, it can obtain the answer value by shifting the value of prev\_expected\_value by 4 bits according to the generating polynomial.

The formula of the QA arithmetic function compares computation results in 4 bits generated by the formula below and computation results received from the microcomputer.

$$x^4 + x^3 + 1$$




Fig. 7.9-j Set prev\_expected\_value and shift 4 bits

The number of calculation times has 16 values, and when the number of calculation times is 15, current\_seq\_number=1.

	<u>-</u>			
0x0D:QA_CC	0x0D:QA_COUNT(Read)			
current_seq_number	prev_expected_value	qa_dat		
Initial Value 0	Fh	Ah		
1	Ah	Ch		
2	Ch	8h		
3	8h	7h		
4	7h	Dh		
5	Dh	1h		
6	1h	9h		
7	9h	Eh		
8	Eh	3h		
9	3h	2h		
10	2h	Bh		
11	Bh	5h		
12	5h	6h		
13	6h	4h		
14	4h	Fh		
15	Fh	Ah		

Table 7.9-d Calculation of expected values from read data



# 7.9.3. Register map

	WD	ITE_AD	DEA	AD ADD															1	
Symbol		RESS		RESS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Cyrribor	00	0000_	80	1000_	D10	דוט	D13	DIZ	DII	D10	D3	DO	Di	Во	D3	דט	D3	DZ	וטו	DU
OPSEL1	h	0000_	h	000_	_	ocph_or	`		_	ovc_op			_	ovccop_	on		_	uvccop	on	
OI OLLI	04	0000	84	1000_		ocpii_op	1			OVC_OP				Ovccop_	_OP			uvccop_	_op	
OPSEL2	h	010*	h	010*	_	_	_	_	_	tsd op			_	ferr_op			_	uvb op		
			88	1000				uvcco	ovcco	- 10 0 <u>-</u> - p			err_pl_	err_pl_	err_pl_	alm d		****_*	err_qa	
STAT1	_	_	h	100*	uvb	ovc	ocph	р	р	tsd	err_of	err_uf	u	V	W	et	err_spi	err_qa	to	err_qac
STAT1_C	08	0000_			ام جارین		ocph_	uvcco	ovcco		err_of	err_uf	err_pl_	err_pl_	err_pl_		err_spi	err_qa	err_qa	err_qac
LR	h	100*	_	_	uvb_cl	ovc_cl	cl	p_cl	p_cl	tsd_cl	_cl	_cl	u_cl	v_cl	w_cl	_	_cl	_cl	to_cl	_cl
			8C	1000_					vgs_u	vds_u			vgs_v	vds_v			vgs_w	vds_w		
STAT2	_	-	h	110*	_	_	_	_	h	h	vgs_ul	vds_ul	h	h	vgs_vl	vds_vl	h	h	vgs_wl	vds_wl
STAT2_C	0C	0000_							vgs_u	vds_u	vgs_ul	vds_ul	vgs_v	vds_v	vgs_vl	vds_vl	vgs_w	vds_w	vgs_wl	vds_wl
LR	h	110*	_	_	-	_	_	_	h_cl	h_cl	_cl	_cl	h_cl	h_cl	_cl	_cl	h_cl	h_cl	_cl	_cl
CP_RLY_	14	0001_	94	1001_		_				_	_	srly3_		_		srly2_		_	_	srly1_d
CTRL	h	010*	h	010*	_	_	_	en_cp	_	_	_	drv	_	_	_	drv	_	_	_	rv
DI OTDI	18	0001_	98	1001_	_	_	_		l _	_	_	plu_di	_	_	_		_	l _	_	
PL_CTRL	h 1C	100*	h 9C	100*				pl_op				S				plv_dis				plw_dis
T_ILIM	h	0001_ 110*	9C h	1001_ 110*	_	_	t ilim		_	_	_	_	_	_			_	_		
FET_OPS	24	0010_	A4	1010_			(_111111							1				1		
EL EL	h	010_	h	010_	_	_	_	_	_	vgs op			vdsh or				vdsl op			
HS_VDS_	28	0010_	A8	1010_					vgs_op			Vuoi i_op	<u>,                                     </u>			vusi_op				
SEL	h	100*	h	1010_	_	_	fil vdsh		vth_vdsuh			vth_vds	vh.			vth_vds	wh			
LS_VDS_	2C	0010_	AC	1010_			III_¥GOII		VIII_VII	uii			VIII_VG0	***			**** <u>*</u> *****	••••		
SEL	h	110*	h	110*	_	_	fil_vdsl		vth vds	ul			vth_vds	٧l			vth_vds	wl		
FET DET	30	0011_	В0	1011_					vgshu	vdshu	vgslu_	vdslu_	vgshv	vdshv	vgslv_	vdslv_	vgshw	vdshw	vgslw_	vdslw
_SEL	h	000*	h	000*	_	_	_	_	_dis	_dis	dis	dis	_dis	_dis	dis	dis	_dis	_dis	dis	dis
AMP_CTR	40	0100_	C0	1100_					cal_a				cal_a			•	cal_a			
L	h	000*	h	000*	_	_	_	_	mp_u	gain_an	np_u		mp_v	gain_an	np_v		mp_w	gain_an	np_w	
AMP_STA	44	0100_										calu_p				calv_p				calw_p
T_CLR	h	010*	_	-	_	_	_	_	-	_	_	ass_cl	_	-	_	ass_cl	_	-	_	ass_cl
AMP_STA			C4	1100_								calu_p				calv_p			_	calw_p
1		-	h	010*	_	_	_	cal_en	_	_	_	ass	_	_	_	ass	_	_	_	ass
ALM_CTR	48	0100_	C8	1100_	_	_	l _	-1	_	_	_	_	_	_	_	_	_	l _	C1 - 1	
L	h	100*	h	100*				alr_op						_		_		_	fil_alm	
OA CTRI	4C	0100_ 110*	C Ch	1100_ 110*	_	got on			_	_	+ 00		_	_	_	_	_	l _	l _	on act
QA_CTRL ANSWER	50	0101_	CII	110"		qat_op					t_qa			<u> </u>	1			<u> </u>	<u> </u>	en_qat
SET	h	000*	_	_	_	_	_	_	_	_	_	_	ga code	2			qa_dat			
QA_COU	- ''	000	D0	1101_									qa_coue	,			qa_uat			
NT	_	_	h	000*	_	_	_	_	acc co	unt			seq_nur	nber			prev e	xpected	value	
BIST_DIA	54	0101_	D4	1101_			<u> </u>						Josq_nai				F. 31_0/			diag_d
G G	h	0101_	h	010*	_	_	_	_	_	_	_	_	_	_	_	rebst	_	_	_	a a
BIST_STA			D8	1101_											lbst fl	lbst e			abst fl	abst e
T	-	_	h	100*	_	_	-	-	-	_	-	_	_	_	ag	nd	_	_	ag	nd

73



Symbol		ITE_AD RESS		ND_ADD RESS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
FET_TES T_CNT1	5C h	0101_ 110*	D Ch	1101_ 110*	_	_	_	_	fet_ma nual_t est	fet_rmi donU	fet_rmi donV	fet_rmi donW	ft_sav e_cl	_	ft_ndia g_sel	ft_com p_sel	fet_tes t_type 1	fet_tes t_type 0	fet_tes t_start	fet_test _stop
FET_TES T_CNT2	60 h	0110_ 000*	E0 h	1110_ 000*	ı	ı	ı	fet_tes t_unlo ck	ı	typed_ uhd	ı	typed_ uld	_	typed_ vhd	1	typed_ vld	_	typed_ whd	ı	typed_ wld
FET_TES T_STAT	-	1	E4 h	1110_ 010*	1	_	1	_	_	_	_	_	_	_	fet_aut o_test	fet_tes t_err	_	ft_seq _num 2	ft_seq _num1	ft_seq_ num0
VDS_CO MP_STAT	_	-	E8 h	1110_ 100*	_	_	_	_	_	compo ut_uh	_	compo ut_ul	_	compo ut_vh	_	compo ut_vl	_	compo ut_wh	-	compo ut_wl
DUMMY	7C h		FC h		dmy15	dmy14	dmy13	dmy 12	dmy 11	dmy 10	dmy9	dmy8	dmy7	dmy6	dmy5	dmy4	dmy3	dmy2	dmy1	dmy0

#### Note

When an attempt is made to write data to a bit that is not assigned (described as "-" in the register map) and the data is set, it is discarded. When the bit is read, it is read as "0."



### 7.9.3.1. OPSEL1 Write Address=00h / Read Address=80h

Bit	D15	D14	D13	D12	D11	D10	D9	D8	
Symbol	_		ocph_op		_	ovc_op			
Initial Value	0	0	0	0	0	0	1	0	

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Symbol	-		ovccop_op		_		uvccop_op	
Initial Value	0	0	0	0	0	0	0	0

bit	Symbol	R/W	Function
			Operation selection at VCPH high voltage detection
			"000"=NDIAG:Output "H", continue operation [Detection disabled]
			"001"=NDIAG:Output "L"(hold), continue operation
		R/W	"010"=NDIAG:Output "L"(hold), 9ch all pre-drivers drive FET off
			"011"=NDIAG:Output "L"(hold), 6ch motor pre-drivers drive FET off
			"100"=NDIAG:Output "L"(hold), 9ch all pre-drivers drive FET off, charge pump off
[14:12]	ocph_op		"101"=NDIAG:Output "L"(hold), 9ch all pre-drivers drive FET off(hold), Charge pump off(hold)
			Operation selection when VCC high voltage is detected
			"000"=NDIAG:Output H, continue operation [Detection disabled]
			"001"=NDIAG:Output "L"(hold), continue operation
		R/W	"010"=NDIAG:Output "L"(hold), 9ch all pre-drivers drive FET off
			"011"=NDIAG:Output "L"(hold), 6ch motor pre-drivers drive FET off
			"100"=NDIAG:Output "L"(hold), 9ch all pre-driver drive FET off, Charge pump off
[10:8]	ovc_op		"101"=NDIAG:Output "L"(hold), 9ch all pre-driver drive FET off(hold), Charge pump off(hold)
			Operation selection when VCC_OP high voltage is detected
			"000"=NDIAG:Output H, continue operation [Detection disabled]
			"001"=NDIAG:Output "L"(hold), continue operation
		R/W	"010"=NDIAG:Output "L"(hold), 9ch all pre-drivers drive FET off
			"011"=NDIAG:Output "L"(hold), 6ch motor pre-drivers drive FET off
			"100"=NDIAG:Output "L"(hold), 9ch all pre-drivers drive FET off, Charge pump off
[6:4]	ovccop_op		"101"=NDIAG:Output "L"(hold), 9ch all pre-drivers drive FET off(hold), Charge pump off(hold)
			Operation selection when VCC_OP low voltage is detected
			"000"=NDIAG:Output H, continue operation [Detection disabled]
			"001"=NDIAG:Output "L"(hold), continue operation
		R/W	"010"=NDIAG:Output "L"(hold), 9ch all pre-drivers drive FET off
			"011"=NDIAG:Output "L"(hold), 6ch motor pre-drivers drive FET off
			"100"=NDIAG:Output "L"(hold), 9ch all pre-drivers drive FET off, Charge pump off
[2:0]	uvccop_op		"101"=NDIAG:Output "L"(hold), 9ch all pre-drivers drive FET off(hold), Charge pump off(hold)

When a value that is not indicated as a set value is set, the set value for the Symbol is not updated and its previous value is maintained.



# 7.9.3.2. OPSEL2 Write Address=04h / Read Address=84h

Bit	D15	D14	D13	D12	D11	D10	D9	D8
Symbol	-	-	-	-	_	tsd_op		
Initial Value	0	0	0	0	0	0	1	0

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Symbol	_		ferr_op		-	uvb_op			
Initial Value	0	0	0	0	0	0	0	1	

bit	Symbol	R/W	Function
[10:8]	tsd op Note 1	R/W	Operation selection when overtemperature is detected  "000"=NDIAG:Output H, continue operation [Detection disabled]  "001"=NDIAG:Output "L"(hold), continue operation  "010"=NDIAG:Output "L"(hold), 9ch all pre-drivers drive FET off  "011"=NDIAG:Output "L"(hold), 6ch motor pre-drivers drive FET off  "100"=NDIAG:Output "L"(hold), 9ch all pre-drivers drive FET off, Charge pump off  "101"=NDIAG:Output "L"(hold), 9ch all pre-drivers drive FET off(hold), Charge pump off(hold)
[6:4]	ferr_op	R/W	Operation selection when oscillation frequency abnormality is detected  "000"=NDIAG:Output "H", continue operation [Detection disabled]  "001"=NDIAG:Output "L"(hold), continue operation  "010"=NDIAG:Output "L"(hold), 9ch all pre-drivers drive FET off  "011"=NDIAG:Output "L"(hold), 6ch motor pre-drivers drive FET off  "100"=NDIAG:Output "L"(hold), 9ch all pre-drivers drive FET off, Charge pump off  "101"=NDIAG:Output "L"(hold), 9ch all pre-drivers drive FET off, Charge pump off(hold)
[2:0]	uvb_op	R/W	Operation selection when VB low voltage is detected  "000"=NDIAG:Output "L"(hold), 9ch all pre-drivers drive FET off  "001"=NDIAG:Output "L",9ch all pre-drivers drive FET off  "010"=NDIAG:Output "H",9ch all pre-drivers drive FET off  "011"=NDIAG:Output "L"(hold),6ch motor pre-drivers drive FET off  "100"=NDIAG:Output "L",6ch motor pre-drivers drive FET off  "101"=NDIAG:Output "H",6ch motor pre-drivers drive FET off

Note When a value that is not indicated as a set value is set, the set value for the Symbol is not updated and its previous value is maintained.

Note 1 If the pin short between the VCPH and CP2L pins and between the CP2H and CP1L pins cannot be countereasureed externally to the IC, select "charge pump off" or "charge pump off(hold)" for tsd\_op.



# 7.9.3.3. STAT1\_CLR Write Address=08h

Bit	D15	D14	D13	D12	D11	D10	D9	D8
Symbol	uvb_cl	ovc_cl	ocph_cl	uvccop_cl	ovccop_cl	tsd_cl	err_of_cl	err_uf_cl
Initial Value	0	0	0	0	0	0	0	0

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Symbol	err_pl_u_cl	err_pl_v_cl	err_pl_w_cl	-	err_spi_cl	err_qa_cl	err_qato_cl	err_qac_cl
Initial Value	0	0	0	0	0	0	0	0

bit	Symbol	R/W	Function
			Clear status bit uvb (valid when uvb_op = 3'b000, 3'b011)
		W	" <u>O"=Invalid</u>
15	uvb_cl		"1" = Clear status bit
			Clear status bit ovc
		W	"0"=Invalid
14	ovc_cl		"1" = Clear status bit
			Clear status bit ocph
		W	"0"=Invalid
13	ocph_cl		"1" = Clear status bit
			Clear status bit uvccop
		W	"0"=Invalid
12	uvccop_cl		"1" = Clear status bit
	.=		Clear status bit ovccop
		W	"0"=Invalid
11	ovccop_cl		"1" = Clear status bit
			Clear status bit tsd
		W	"0"=Invalid
10	tsd_cl		"1" = Clear status bit
-			Clear status bit err_of
		W	"0"=Invalid
9	err of cl		"1" = Clear status bit
_			Clear status bit err_uf
		W	"0"=Invalid
8	err_uf_cl		"1" = Clear status bit
-			Clear status bit err_pl_u
		W	"0"=Invalid
7	err_pl_u_cl		"1" = Clear status bit
-			Clear status bit err_pl_v
		w	"0"=Invalid
6	err_pl_v_cl		"1" = Clear status bit
			Clear status bit err_pl_w
		W	"0"=Invalid
5	err_pl_w_cl		"1" = Clear status bit
			Clear status bit err_spi
		W	"0"=Invalid
3	err_spi_cl		"1" = Clear status bit
-			Clear status bit err_qa
		W	"0"=Invalid
2	err_qa_cl		"1" = Clear status bit
	- 1		Clear status bit err_qato
		W	"0"=Invalid
1	err_qato_cl		"1" = Clear status bit
-			Clear status bit err_qac
		W	"0"=Invalid
0	err_qac_cl		"1" = Clear status bit
	•		state, the status bit is cleared by writing "1" The cleared register becomes "0" (initial value). In

Note After migrating to the normal state, the status bit is cleared by writing "1." The cleared register becomes "0" (initial value). In



this case, NDIAG="H," returning to the normal operation. Writing "0" is invalid.

Note In a state where abnormality has been detected, even if "1" is written, the status registers to be cleared are not cleared.

Note The clear bit of a status bit does not need to be returned to 0 after 1 is written.



# 7.9.3.4. **STAT1** / Read Address=88h

Bit	D15	D14	D13	D12	D11	D10	D9	D8
Symbol	uvb	ovc	ocph	uvccop	ovccop	tsd	err_of	err_uf
Initial Value	0	0	0	0	0	0	0	0

	Bit	D7	D6	D5	D4	D3	D2	D1	D0
	Symbol	err_pl_u	err_pl_v	err_pl_w	alm_det	err_spi	err_qa	err_qato	err_qac
Initi	ial Value	0	0	0	0	0	0	0	0

bit	Symbol	R/W	Function
	3,	,	VB undervoltage detection
		R	"0"=undetected
15	uvb		"1"=detected
			VCC overvoltage detection
		R	"0"=undetected
14	ovc		"1"=detected
			VCPH overvoltage detection
		R	"0"=undetected
13	ocph		"1"=detected
			VCC_OP undervoltage detection
		R	"0"=undetected
12	uvccop		"1"=detected
			VCC_OP overvoltage detection
		R	"0"=undetected
11	ovccop		"1"=detected
			Overtemperature detection
		R	"0"=undetected
10	tsd		"1"=detected
			Anomaly detection by Two-way internal oscillator frequency monitoring(OSC_IF high frequency anomaly)
		R	"0"=undetected
9	err_of		"1"=detected
			Anomaly detection by Two-way internal oscillator frequency monitoring(OSC_IF low frequency anomaly)
_		R	"0"=undetected
8	err_uf		"1"=detected
			Inhibit input error detection of U-phase pre-driver
_		R	"0"=undetected
7	err_pl_u		"1"=detected
			Inhibit input error detection of V-phase pre-driver "0"=undetected
6	orr pl v	R	"1"=detected
0	err_pl_v		Inhibit input error detection of W-phase pre-driver
		R	"0"=undetected
5	err_pl_w		"1"=detected
			ARALRM pin input detection
		R	"0"=undetected
4	alm_det	'`	"1"=detected
			SPI communication error detection
		R	"0"=undetected
3	err_spi		"1"=detected
	·		QA calculation error detection
		R	"0"=undetected
2	err_qa		"1"=detected
			QA timeout error detection
		R	"0"=undetected
1	err_qato		"1"=detected



bit	Symbol	R/W	Function
			QA calculation error accumulation detection
		R	"0"=undetected
0	err_qac		"1"=detected



### 7.9.3.5. STAT2\_CLR Write Address=0Ch

Bit	D15	D14	D13	D12	D11	D10	D9	D8
Symbol	_	_	_	_	vgs_uh_cl	vds_uh_cl	vgs_ul_cl	vds_ul_cl
Initial Value	0	0	0	0	0	0	0	0

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Symbol	vgs_vh_cl	vds_vh_cl	vgs_vl_cl	vds_vl_cl	vgs_wh_cl	vds_wh_cl	vgs_wl_cl	vds_wl_cl
Initial Value	0	0	0	0	0	0	0	0

bit	Symbol	R/W	Function
			Clear status bit vgs_uh
		W	" <u>O"=Invalid</u>
11	vgs_uh_cl		"1" = Clear status bit
			Clear status bit vds_uh
		W	" <u>O</u> "=Invalid
10	vds_uh_cl		"1" = Clear status bit
			Clear status bit vgs_ul
		W	" <u>O"=Invalid</u>
9	vgs_ul_cl		"1" = Clear status bit
			Clear status bit vds_ul
		W	" <u>O"=Invalid</u>
8	vds_ul_cl		"1" = Clear status bit
			Clear status bit vgs_vh
		W	<u>"0"=Invalid</u>
7	vgs_vh_cl		"1" = Clear status bit
			Clear status bit vds_vh
		W	"0"=Invalid
6	vds_vh_cl		"1" = Clear status bit
			Clear status bit vgs_vl
		W	"0"=Invalid
5	vgs_vl_cl		"1" = Clear status bit
			Clear status bit vds_vl
		W	" <u>0</u> "=Invalid
4	vds_vl_cl		"1" = Clear status bit
			Clear status bit vgs_wh
		W	" <u>0</u> "=Invalid
3	vgs_wh_cl		"1" = Clear status bit
			Clear status bit vds_wh
		W	" <u>0</u> "=Invalid
2	vds_wh_cl		"1" = Clear status bit
			Clear status bit vgs_wl
		W	" <u>O"=Invalid</u>
1	vgs_wl_cl		"1" = Clear status bit
			Clear status bit vds_wl
		W	" <u>0</u> "=Invalid
0	vds_wl_cl		"1" = Clear status bit

Note After migrating to the normal state, the status bit is cleared by writing "1." The cleared register becomes "0" (initial value). In this case, NDIAG="H," returning to the normal operation. Writing "0" is invalid.

Note In a state where abnormality has been detected, even if "1" is written, the status registers to be cleared are not cleared. Note The clear bit of a status bit does not need to be returned to 0 after 1 is written.



# 7.9.3.6. STAT2 / Read Address=8Ch

Bit	D15	D14	D13	D12	D11	D10	D9	D8
Symbol	_	_	_	-	vgs_uh	vds_uh	vgs_ul	vds_ul
Initial Value	0	0	0	0	0	0	0	0

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Symbol	vgs_vh	vds_vh	vgs_vl	vds_vl	vgs_wh	vds_wh	vgs_wl	vds_wl
Initial Value	0	0	0	0	0	0	0	0

bit	Symbol	R/W	Function
			External MOSFET VGS overvoltage detection(U phase high side)
		R	"0"=undetected
11	vgs_uh		"1"=detected
			External MOSFET VDS detection(U phase high side)
		R	"0"=undetected
10	vds_uh		"1"=detected
			External MOSFET VGS overvoltage detection(U phase low side)
		R	"0"=undetected
9	vgs_ul		"1"=detected
			External MOSFET VDS detection(U phase low side)
		R	"0"=undetected
8	vds_ul		"1"=detected
			External MOSFET VGS overvoltage detection(V phase high side)
		R	"0"=undetected
7	vgs_vh		"1"=detected
			External MOSFET VDS detection(V phase high side)
		R	"0"=undetected
6	vds_vh		"1"=detected
			External MOSFET VGS overvoltage detection(V phase low side)
		R	"0"=undetected
5	vgs_vl		"1"=detected
			External MOSFET VDS detection(V phase low side)
		R	"0"=undetected
4	vds_vl		"1"=detected
			External MOSFET VGS overvoltage detection(W phase high side)
		R	"0"=undetected
3	vgs_wh		"1"=detected
			External MOSFET VDS detection(W phase high side)
		R	"0"=undetected
2	vds_wh		"1"=detected
			External MOSFET VGS overvoltage detection(W phase low side)
		R	"0"=undetected
1	vgs_wl		"1"=detected
			External MOSFET VDS detection(W phase low side)
		R	"0"=undetected
0	vds_wl		"1"=detected



# 7.9.3.7. CP\_RLY\_CTRL Write Address=14h / Read Address=94h

Bit	D15	D14	D13	D12	D11	D10	D9	D8
Symbol	-	-	-	en_cp	_	-	-	srly3_drv
Initial Value	0	0	0	1	0	0	0	0

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Symbol	-	-	-	srly2_drv	_	_	-	srly1_drv
Initial Value	0	0	0	0	0	0	0	0

bit	Symbol	R/W	Function
12	en_cp	R/W	Charge pump control "0"=Charge pump output OFF "1"=Charge pump output ON
8	srly3_drv	R/W	Safety relay 3 control "0"=Safety relay OFF "1"=Safety relay ON
4	srly2_drv	R/W	Safety relay 2 control "0"=Safety relay OFF "1"=Safety relay ON
0	srly1_drv	R/W	Safety relay 1 control "0"=Safety relay OFF "1"=Safety relay ON



### 7.9.3.8. PL\_CTRL Write Address=18h / Read Address=98h

Bit	D15	D14	D13	D12	D11	D10	D9	D8
Symbol	_	_	-	pl_op	-	_	_	plu_dis
Initial Value	0	0	0	0	0	0	0	0

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Symbol	-	_	_	plv_dis	_	_	-	plw_dis
Initial Value	0	0	0	0	0	0	0	0

bit	Symbol	R/W	Function
12	pl_op	R/W	Select operation when inhibited input of pre-driver controll signal is detected.  "0"=Inhibit input detection result is not set in the status register. NDIAG:"H"  "1"=Inhibit input detection result is set in the status register. NDIAG:"L"(hold)
8	plu_dis	R/W	Enable / disable selection of inhibited input of pre-driver controll signal detection (phase U)  "0"=Enable "1"=Disable
4	plv_dis	R/W	Enable / disable selection of inhibited input of pre-driver controll signal detection (phase V)  "0"=Enable "1"=Disable
0	plw_dis	R/W	Enable / disable selection of inhibited input of pre-driver controll signal detection (phase W)  "0"=Enable "1"=Disable

Note When detection of inhibited input is disabled by the pl\*\_dis bit, detection itself is disabled. So, even if H\*I=L\*I="H" is input, the output is H\*O=L\*O="H," the status bit is not set, and the DIAG terminal does not become "L." (\* is U/V/W.) Refer to Table 7.2-b.



### 7.9.3.9. T\_ILIM Write Address=1Ch / Read Address=9Ch

Bit	D15	D14	D13	D12	D11	D10	D9	D8
Symbol	-	-	t_ilim		-	-	-	_
Initial Value	0	0	0	0	0	0	0	0

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Symbol	_	_			-	-		
Initial Value	0	0	0	0	0	0	0	0

bit	Symbol	R/W	Function
[13:12]	t_ilim	R/W	Select pre-driver output current limit time  "00"=8µs "01"=16µs "10"=32µs "11"= No current limit.

Note When a value that is not indicated as a set value is set, the set value for the Symbol is not updated and its previous value is maintained.

※1) "No current limit" modes for pre-driver output current limit time are not recommended to select normally because continuous large current may go through H\*O pin and L\*O pin.



### 7.9.3.10. FET\_OPSEL Write Address=24h / Read Address=A4h

Bit	D15	D14	D13	D12	D11	D10	D9	D8
Symbol	_	-	-	-	_		vgs_op	
Initial Value	0	0	0	0	0	1	0	1

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Symbol		vdsł	n_op		vdsl_op			
Initial Value	0	0 1 1 1				1	1	1

bit	Symbol	R/W	Function
[10:8]	vgs_op Note 1	R/W	Operation selection when detecting VGS overvoltage of external MOSFET  "000"=NDIAG:Output H, continue operation [Detection disabled]  "001"=NDIAG:Output "L"(hold), continue operation  "010"=NDIAG:Output "L"(hold), 9ch all pre-drivers drive FET off  "011"=NDIAG:Output "L"(hold), 6ch motor pre-drivers drive FET off  "100"=NDIAG:Output "L"(hold), 9ch all pre-drivers drive FET off, Charge pump off  "101"=NDIAG:Output "L"(hold), 9ch all pre-drivers drive FET off(hold), Charge pump off(hold)
[7:4]	vdsh_op Note 2	R/W	Operation selection when VDS abnormality of external MOSFET is detected (high side)  "0000"=NDIAG:Output H, continue operation [Detection disabled]  "0001"=NDIAG:Output "L"(hold), continue operation  "0010"=NDIAG:Output "L"(hold), detected phase H / L pre-drivers drive FET off  "0011"=NDIAG:Output "L"(hold), detected phase H / L pre-drivers drive FET off(hold)  "0100"=NDIAG:Output "L"(hold), 9ch all pre-drivers drive FET off  "0101"=NDIAG:Output "L"(hold), 9ch all pre-drivers drive FET off(hold)  "0110"=NDIAG:Output "L"(hold), 6ch motor pre-drivers drive FET off  "0111"=NDIAG:Output "L"(hold), 6ch motor pre-drivers drive FET off(hold)  "1000"=NDIAG:Output "L"(hold), 9ch all pre-drivers drive FET off, Charge pump off  "1001"=NDIAG:Output "L"(hold), 9ch all pre-drivers drive FET off(hold), Charge pump off
[3:0]	vdsl_op Note 3	R/W	Operation selection when VDS abnormality of external MOSFET is detected (low side)  "0000"=NDIAG:Output H, continue operation [Detection disabled]  "0001"=NDIAG:Output "L"(hold), continue operation  "0010"=NDIAG:Output "L"(hold), detected phase H / L pre-drivers drive FET off  "0011"=NDIAG:Output "L"(hold), detected phase H / L pre-drivers drive FET off(hold)  "0100"=NDIAG:Output "L"(hold), 9ch all pre-drivers drive FET off  "0111"=NDIAG:Output "L"(hold), 9ch all pre-drivers drive FET off  "0110"=NDIAG:Output "L"(hold), 6ch motor pre-drivers drive FET off  "0111"=NDIAG:Output "L"(hold), 6ch motor pre-drivers drive FET off(hold)  "1000"=NDIAG:Output "L"(hold), 9ch all pre-drivers drive FET off, Charge pump off  "1001"=NDIAG:Output "L"(hold), 9ch all pre-drivers drive FET off(hold), Charge pump off(hold)

Note When a value that is not indicated as a set value is set, the set value for the Symbol is not updated and its previous value is maintained.

Note 1 The selection of "010"/"011"/"100" to drive "FET OFF" is not recommended for normal use because it is not the expected operation.

Note 2 The selection of "0010"/"0100"/"0110"/"1000" to drive "FET OFF" is not recommended for normal use because it is not the expected operation.

Note 3The selection of "0010"/"0100"/"0110"/"1000" to drive "FET OFF" is not recommended for normal use because it is not expected operation.



# 7.9.3.11. HS\_VDS\_SEL Write Address=28h / Read Address=A8h

Bit	D15	D14	D13	D12	D11	D10	D9	D8	
Symbol	_	_	fil_vdsh		vth_vdsuh				
Initial Value	0	0	0	0	0	1	0	0	

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Symbol		vth_v	rdsvh		vth_vdswh			
Initial Value	0	1	0	0	0	1	0	0

bit	Symbol	R/W	Function
			External MOSFET VDS detection filter time (high side) selection
			"00"=6µs
		R/W	"01"=8µs
			"10"=10µs
[13:12]	fil_vdsh		"11"=12µs
			External MOSFET VDS detection threshold voltage (U-phase high side) selection
			"0000"=0.1V
			"0001"=0.2V
			"0010"=0.3V
			"0011"=0.4V
			<u>"0100"=0.5V</u>
		R/W	"0101"=0.6V
			"0110"=0.7V
			"0111"=0.8V
			"1000"=0.9V
			"1001"=1.0V
			"1010"=1.1V
[11:8]	vth_vdsuh		"1011"=1.2V
			External MOSFET VDS detection threshold voltage (V-phase high side) selection
			"0000"=0.1V
			"0001"=0.2V
			"0010"=0.3V
			"0011"=0.4V
			<u>"0100"=0.5V</u>
		R/W	"0101"=0.6V
			"0110"=0.7V
			"0111"=0.8V
			"1000"=0.9V
			"1001"=1.0V
[7:4]	vide vide "		"1010"=1.1V
[7:4]	vth_vdsvh	1	"1011"=1.2V
			External MOSFET VDS detection threshold voltage (W-phase high side) selection
			"0000"=0.1V
			"0001"=0.2V "0010"=0.3V
			0010 =0.3V   "0011"=0.4V
			" <u>0100"=0.5V</u>
		R/W	"0101"=0.6V
		FX/VV	"0110"=0.7V
			"0111"=0.8V
			"1000"=0.9V
			"1000 =0.9V "1001"=1.0V
			"1010"=1.0V "1010"=1.1V
[3:0]	vth vdswh		"1010 = 1.1V "1011"=1.2V
Note	****_********		1000-000

Note

When a value that is not indicated as a set value is set, the set value for the Symbol is not updated and its previous value is maintained.



# 7.9.3.12. LS\_VDS\_SEL Write Address=2Ch / Read Address=ACh

Bit	D15	D14	D13	D12	D11	D10	D9	D8
Symbol	_	_	fil_\	/dsl		vth_v	vdsul	
Initial Value	0	0	0	0	0	1	0	0

Bit	D7			D4	D3	D2	D1	D0
Symbol		vth_v	vdsvl		vth_vdswl			
Initial Value	0	1	0	0	0	1	0	0

bit	Symbol	R/W	Function
			External MOSFET VDS detection filter time (low side) selection
		R/W	<u>"00"=6µs</u> "01"=8µs
		17/ 77	"10"=10µs
[13:12]	fil_vdsl		"11"=12µs
, ,	_		External MOSFET VDS detection threshold voltage (U-phase low side) selection
			"0000"=0.1V
			"0001"=0.2V
			"0010"=0.3V
			"0011"=0.4V
		R/W	" <u>0100</u> "= <u>0.5V</u> "0101"= <u>0.6V</u>
		FK/VV	"0110"=0.7V
			"0111"=0.8V
			"1000"=0.9V
			"1001"=1.0V
			"1010"=1.1V
[11:8]	vth_vdsul		"1011"=1.2V
			External MOSFET VDS detection threshold voltage (V-phase low side) selection
			"0000"=0.1V
			"0001"=0.2V "0010"=0.3V
			"0010 =0.3V "0011"=0.4V
			" <u>0100</u> "=0.5V
		R/W	10101=0.6V
			"0110"=0.7V
			"0111"=0.8V
			"1000"=0.9V
			"1001"=1.0V
[7, 4]			"1010"=1.1V
[7:4]	vth_vdsvl		"1011"=1.2V  External MOSFET VDS detection threshold voltage (W-phase low side) selection
			"0000"=0.1V
			"0001"=0.2V
			"0010"=0.3V
			"0011"=0.4V
			<u>"0100"=0.5V</u>
		R/W	"0101"=0.6V
			"0110"=0.7V
			"0111"=0.8V
			"1000"=0.9V "1001"=1.0V
			"1001 =1.0V "1010"=1.1V
[3:0]	vth_vdswl		"1011"=1.2V
[5.0]	viii_vuswi		

Note When a value that is not indicated as a set value is set, the set value for the Symbol is not updated and its previous value is maintained.



# 7.9.3.13. FET\_DET\_SEL Write Address=30h / Read Address=B0h

Bit	D15	D14	D13	D12	D11	D10	D9	D8
Symbol	-	_	_	_	vgshu_dis	vdshu_dis	vgslu_dis	vdslu_dis
Initial Value	0	0	0	0	0	0	0	0

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Symbol	vgshv_dis	vdshv_dis	vgslv_dis	vdslv_dis	vgshw_dis	vdshw_dis	vgslw_dis	vdslw_dis
Initial Value	0	0	0	0	0	0	0	0

bit	Symbol	R/W	Function
Dit	Cymbol		selection of VGS detection of external MOSFET (U phase high side)
		R/W	"0"=enable
11	vgshu_dis		"1"=disable (No new detection, status already detected is not affected)
			selection of VDS detection of external MOSFET (U phase high side)
		R/W	"0"=enable
10	vdshu_dis		"1"=disable (No new detection, status already detected is not affected)
			selection of VGS detection of external MOSFET (U phase low side)
		R/W	<u>"0"=enable</u>
9	vgslu_dis		"1"=disable (No new detection, status already detected is not affected)
			selection of VDS detection of external MOSFET (U phase low side)
_		R/W	<u>"0"=enable</u>
8	vdslu_dis		"1"=disable (No new detection, status already detected is not affected)
		D // /	selection of VGS detection of external MOSFET (V phase high side)
7	vachy die	R/W	"0"=enable
	vgshv_dis		"1"=disable (No new detection, status already detected is not affected)
		R/W	selection of VDS detection of external MOSFET (V phase high side) "0"=enable
6	vdshv dis	IK/ VV	"1"=disable (No new detection, status already detected is not affected)
- 0	vusiiv_uis		selection of VGS detection of external MOSFET (V phase low side)
		R/W	"0"=enable
5	vaslv dis	10,44	"1"=disable (No new detection, status already detected is not affected)
	vgorv_uro		selection of VDS detection of external MOSFET (V phase low side)
		R/W	"O"=enable
4	vdslv dis		"1"=disable (No new detection, status already detected is not affected)
			selection of VGS detection of external MOSFET (W phase high side)
		R/W	"0"=enable
3	vgshw_dis		"1"=disable (No new detection, status already detected is not affected)
			selection of VDS detection of external MOSFET (W phase high side)
		R/W	"0"=enable
2	vdshw_dis		"1"=disable (No new detection, status already detected is not affected)
			selection of VGS detection of external MOSFET (W phase low side)
		R/W	"O"=enable
1	vgslw_dis		"1"=disable (No new detection, status already detected is not affected)
		DAY	selection of VDS detection of external MOSFET (W phase low side)
0	vdolu dio	R/W	"0"=enable "4"-disable (No new detection status already detected is not affected)
U	vdslw_dis		"1"=disable (No new detection, status already detected is not affected)



# 7.9.3.14. AMP\_CTRL Write Address=40h / Read Address=C0h

Bit	D15	D14	D13	D12	D11	D10	D9	D8
Symbol	_	ı	_	_	cal_amp_u		gain_amp_u	
Initial Value	0	0	0	0	0	0	1	1

Bit	D7	D6	D5	D4	D3	D2	D1	D0
	cal_amp_							
Symbol	V		gain_amp_v			gain_amp_w		
Initial Value	0	0	1	1	0	0	1	1

BIT	SYMBOL	R/W	Function
			OPAMP CALIBRATION SELECTION (U PHASE)
		W	"O"=INVALID
11	CAL_AMP_U		"1"= EXECUTE OPAMP CALIBRATION (CLEARED REGARDLESS OF WHETHER CALIBRATION IS COMPLETED.)
			CURRENT DETECTION OPAMP GAIN SELECTION (U PHASE)
			"000"=x7.5
			"001"=x10
		R/W	"010"=x12.5
		1011	<u>"011"=x15</u>
			"100"=X20
			"101"=X27.4
[10:8]	GAIN_AMP_U		"111"=X27.4
			OPAMP CALIBRATION SELECTION (V PHASE)
_		W	"O"=INVALID
7	CAL_AMP_V		"1"= EXECUTE OPAMP CALIBRATION (CLEARED REGARDLESS OF WHETHER CALIBRATION IS COMPLETED.)
			CURRENT DETECTION OPAMP GAIN SELECTION (V PHASE)
			"000"=X7.5
			"001"=x10
		R/W	"010"=X12.5
			"011"=X15
			"100"=X20
FO 41			"101"= x27.4
[6:4]	GAIN_AMP_V		"111"= X27.4
		141	OPAMP CALIBRATION SELECTION (W PHASE)
		W	"O"=INVALID
3	CAL_AMP_W		"1"= EXECUTE OPAMP CALIBRATION (CLEARED REGARDLESS OF WHETHER CALIBRATION IS COMPLETED.)
			CURRENT DETECTION OPAMP GAIN SELECTION (W PHASE)
			"000"=X7.5
			"001"=X10
		R/W	"010"=X12.5
			"011"=X15
			"100"=X20
[0.0]			"101"= x27.4
[2:0]	GAIN_AMP_W		"111"= x27.4

Note When a value that is not indicated as a set value is set, the set value for the Symbol is not updated and its previous value is maintained.



### 7.9.3.15. AMP\_STAT\_CLR Write Address=44h

Bit	D15	D14	D13	D12	D11	D10	D9	D8
Symbol	_	-	_	_	_	_	-	calu_pass_cl
Initial Value	0	0	0	0	0	0	0	0

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Symbol	_	_	_	calv_pass_cl	-	_	_	calw_pass_cl
Initial Value	0	0	0	0	0	0	0	0

bit	Symbol	R/W	Function
8	calu_pass_cl	W	Clear current detection AMP offset calibration test result flag (U phase) "0"=invalid "1"=Clear the flag (There is no need to write this bit back to zero.)
4	calv_pass_cl	W	Clear current detection AMP offset calibration test result flag (V phase) "0"=invalid "1"=Clear the flag (There is no need to write this bit back to zero.)
0	calw_pass_cl	W	Clear current detection AMP offset calibration test result flag (W phase) "0"=invalid "1"=Clear the flag (There is no need to write this bit back to zero.)

Note The clear bit of a status bit does not need to be returned to 0 after 1 is written.

### 7.9.3.16. AMP\_STAT / Read Address=C4h

Bit	D15	D14	D13	D12	D11	D10	D9	D8
Symbol	_	_	-	cal_en	_	-	_	calu_pass
Initial Value	0	0	0	0	0	0	0	0

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Symbol	_	_	-	calv_pass	_	_	-	calw_pass
Initial Value	0	0	0	0	0	0	0	0

bit	Symbol	R/W	Function
12	cal_en	R	Current detection AMP offset calibration operation flag "0"=Calibration stopped "1"=During calibration
8	calu_pass	R	Current detection AMP offset calibration test result flag (U phase) "0"=Failed or not calibrated "1"=Pass
4	calv_pass	R	Current detection AMP offset calibration test result flag (V phase) "0"=Failed or not calibrated "1"=Pass
0	calw_pass	R	Current detection AMP offset calibration test result flag (W phase) "0"=Failed or not calibrated "1"=Pass

Note When the electric current detection AMP calibration of the executed phase is completed normally and its result is Pass, register: cal\*\_pass becomes "1."

When the result of the electric current detection AMP calibration of the executed phase is failure, register: cal\*\_pass becomes "0."

Note \* is U, V, or W.



### 7.9.3.17. ALM\_CTRL Write Address=48h / Read Address=C8h

Bit	D15	D14	D13	D12	D11	D10	D9	D8
Symbol	_	-	-	alr_op	_	-	_	_
Initial Value	0	0	0	0	0	0	0	0

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Symbol	_	_	-	_	_	_	fil_a	alm
Initial Value	0	0	0	0	0	0	0	0

bit	Symbol	R/W	Function
12	alr_op	R/W	Operation selection when ALARM is detected "0"=NDIAG:Output "L",9ch all pre-drivers drive FET off "1"=NDIAG:Output "L",6ch motor pre-drivers drive FET off
[1:0]	fil_alm	R/W	ALARM digital filter setting (high side / low side common)  "00"=16µs *16x2²x(1/4MHz)+(1/4MHz)  "01"=1ms Note 1000x2²x(1/4MHz)+(1/4MHz)  "10"=2ms Note 2000x2²x(1/4MHz)+(1/4MHz)  "11"=4ms Note 4000x2²x(1/4MHz)+(1/4MHz)

### 7.9.3.18. QA\_CTRL Write Address=4Ch / Read Address=CCh

Bit	D15	D14	D13	D12	D11	D10	D9	D8
Symbol	_	qat_op			-	_	t_0	qa
Initial Value	0	0	0	1	0	0	0	0

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Symbol	_	-	_	-	_	_	_	en_qat
Initial Value	0	0	0	0	0	0	0	0

bit	Symbol	R/W	Function
			Operation selection when QA accumulated error is detected
			"001"=NDIAG:Output "L"(hold), continue operation
		R/W	"010"=NDIAG:Output "L"(hold),9ch all pre-drivers drive FET off(hold)
			"011"=NDIAG:Output "L"(hold),6ch motor pre-drivers drive FET off(hold)
[14:12]	qat_op		"100"=NDIAG:Output "L"(hold),9ch all pre-drivers drive FET off(hold),Charge pump off(hold)
			QA timeout period
			<u>"00"=1ms</u>
		R/W	"01"=2ms
			"10"=4ms
[9:8]	t_qa		"11"=8ms
			selection of QA timeout detection
		R/W	"0"= QA timeout detection disabled
0	en_qat		"1"= QA timeout detection enabled

Note When a value that is not indicated as a set value is set, the set value for the Symbol is not updated and its previous value is maintained.

Note This register is always rewritable, but the set value actually used by the QA timer is the value when the start command is set by qa\_code of the ANSWER\_SET register.



# 7.9.3.19. ANSWER\_SET Write Address=50h

Bit	D15	D14	D13	D12	D11	D10	D9	D8
Symbol	_	-	-	-	_	_	-	-
Initial Value	0	0	0	0	0	0	0	0

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Symbol		qa_c	code		qa_dat			
Initial Value	0	0 0 0 0 0 0						0

bit	Symbol	R/W	Function	
		W	Command selection for QA timer function  "5h" = Stop command  "7h" = AnsSet command  "Ah" = Start command	
[7:4]	ga code		0h-4h, 6h, 8h, 9h, Bh-Fh: QA command not assigned (If set during the QA sequence, the error accumulation counter is incremented)	
[3:0]	qa_dat	W	QA timer response data setting area	

# 7.9.3.20. QA\_COUNT / Read Address=D0h

Bit	D15	D14	D13	D12	D11	D10	D9	D8
Symbol	_	_	_	-		acc_c	count	
Initial Value	0	0	0	0	0	0	0	0

Bit	D7			D4	D3	D2	D1	D0
Symbol		current_s	eq_num		prev_expected_value			
Initial Value	0	0	0	0	1	1	1	1

bit	Symbol	R/W	Function
[11:8]	acc_count	R	Cumulative error count of QA timer function
[7:4]	current_seq_num	R	Current sequence number of QA timer function
[3:0]	prev_expected_value	R	Expected data in the previous sequence of QA timer function



# 7.9.3.21. BIST\_DIAG Write Address=54h / Read Address=D4h

Bit	D15	D14	D13	D12	D11	D10	D9	D8
Symbol	_	-	-	_	_	-	_	_
Initial Value	0	0	0	0	0	0	0	0

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Symbol	_	-	-	rebst	_	_	-	diag_dg
Initial Value	0	0	0	0	0	0	0	0

bit	Symbol	R/W	Function
4	rebst	W	BIST restart setting  "0"=No restart of LBIST / ABIST (normal)  "1"=LBIST / ABIST restart execution
0	diag_dg	R/W	NDIAG function diagnosis selection by SPI communication "0"=NDIAG normal operation "1"=Force NDIAG to output "L"

Note Register: rebst is enabled only when either LBIST or ABIST is judged NG. When BIST is restarted, register: rebst is cleared. In normal operation, even if register: rebst="1" is set, BIST is not restarted.

### 7.9.3.22. BIST\_STAT / Read Address=D8h

Bit	D15	D14	D13	D12	D11	D10	D9	D8
Symbol	_	-	-	-	_	_	-	_
Initial Value	0	0	0	0	0	0	0	0

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Symbol	_	-	lbst_flag	lbst_end	-	_	abst_flag	abst_end
Initial Value	0	0	0	0	0	0	0	0

bit	Symbol	R/W	Function
5	lbst_flag	R	LBIST result flag "0"=Failure "1"=Pass
4	lbst_end	R	LBIST end flag "0"=LBIST not finished (SPI communication is not possible while LBIST is running) "1"=LBSIT finished
1	abst_flag	R	ABIST result flag "0"=Failure "1"=Pass
0	abst_end	R	ABISTend flag "0"=ABIST not finished "1"=ABIST finished

Note When ABIST and LBIST are completed normally and the results are Pass, registers: abst\_flag, lbst\_ flag become "1." When the results of ABIST and LBIST are failures, registers: abst\_flag, lbst\_flag become "0."

Note When ABIST and LBIST are completed, registers: abst\_end, lbst\_end become "1."

ABIST and LBIST are not completed due to abnormality, registers: abst\_end, lbst\_end become "0."

Rev.1.8



# 7.9.3.23. FET\_TEST\_CNT1 Write Address=5Ch / Read Address=DCh

Bit	D15	D14	D13	D12	D11	D10	D9	D8
					fet_manual	fet_rmidon	fet_rmidon	fet_rmidon
Symbol	_	_	1	1	_test	U	V	W
Initial Value	0	0	0	0	0	0	0	0

Bit	D7	D6	D5	D4	D3	D2	D1	D0
	ft_save_cl	_	ft_ndiag_se	ft_comp_se	fet_test_typ	fet_test_typ	fet_test_sta	fet_test_sto
Symbol			I		e1	e0	rt	р
Initial Value	0	0	0	0	0	0	0	0

bit	Symbol	R/W	Function
		R/W	Mode selection for VDS detection and VDS detection comparator output.  (acceptable when fet_test_unlock = "H")  "0"=Normal operation
11	fet_manual_test		"1"= Disable VDS detection and set VDS detection comparator output to FET test mode
10	fet_rmidonU	R/W	Control the U-phase mid-voltage generating resistors.  (acceptable when fet_test_unlock = "H")  "0"=Turn off U-phase mid-voltage generating resistors.  "1"=Turn on U-phase mid-voltage generating resistors.
9	fet_rmidonV	R/W	Control the V-phase mid-voltage generating resistors.  (acceptable when fet_test_unlock = "H")  "0"=Turn Off V-phase mid-voltage generating resistors.  "1"=Turn On V-phase mid-voltage generating resistors.
8	fet_rmidonW	R/W	Control the W-phase mid-voltage generating resistors.  (acceptable when fet_test_unlock = "H")  "0"=Turn Off W-phase mid-voltage generating resistors.  "1"=Turn On W-phase mid-voltage generating resistors.
7	ft_save_cl	R/W	Clear VDS comparator output (after noise filter) of VDS_COMP_STAT register and error flag FET_TEST_STAT / fet_test_err saved by FET_TEST.  "0"=Invalid "1"=Clear (No need to write back to 0. 0 can be read when reading)
5	ft_ndiag_sel	R/W	Select whether to output to NDIAG when executing FET_TEST  "0"=Does not output to NDIAG when executing FET_TEST.  "1"= Set NDIAG to "L" during FET_TEST and when expected value mismatch is detected
4	ft_comp_sel	R/W	Select the contents to read from VDS_COMP_STAT  "0"=VDS detection comparator output saved with FET_TEST (after noise filter)  "1"= Current value of VDS detection comparator (after noise filter)
[3:2]	fet_test_type[1:0]	R/W	Select the test type to be executed with FET_TEST  "00"=Type A "01"=Type B "10"=Type C "11"=Type D
1	fet_test_start	R/W	Start FET_TEST sequence (acceptable when fet_test_unlock = "H")  "0"=Invalid  "1"=Sequence start (There is no need to write back to 0. 0 can be read when reading.)
0	fet_test_stop	R/W	Stop the FET_TSET sequence  "0"=Invalid "1"=Stop sequence (fet_test_stop has priority if set at the same time as fet_test_start)

Note fet\_manual\_test, fet\_rmidon[U,V,W] bits and fet\_test\_start bit can be set only when fet\_test\_unlock="H."

Note fet\_manual\_test, fet\_rmidon[U,V,W] bits cannot be set when fet\_test\_unlock="L." A previously set value is cleared by fet\_test\_unlock="L."



# 7.9.3.24. FET\_TEST\_CNT2 Write Address=60h / Read Address=E0h

Bit	D15	D14	D13	D12	D11	D10	D9	D8
	_	_	_	fet_test_unl	_	typed_uhd	_	typed_uld
Symbol				ock				
Initial Value	0	0	0	0	0	0	0	0

Bit	D7	D6	D5	D4	D3	D2	D1	D0
	_	typed_vhd	_	typed_vld	_	typed_whd	_	typed_wld
Symbol								
Initial Value	0	0	0	0	0	0	0	0

bit	Symbol	R/W	Function
12	fet_test_unlock	R/W	Allow test operation by FET_TEST (both automatic / manual)  "0"=Does not accept start of FET_TEST operation, forcibly cancels test operation when set during  FET_TEST execution  "1"= Accept start of FET_TEST operation
10	typed_uhd	R/W	Specify U-phase high-side pre-driver output value for Type D test sequence  "0"=off "1"=on
8	typed_uld	R/W	Specify U-phase low-side pre-driver output value for Type D test sequence  "0"=off "1"=on
6	typed_vhd	R/W	Specify V-phase high-side pre-driver output value for Type D test sequence "0"=off "1"=on
4	typed_vld	R/W	Specify V-phase low-side pre-driver output value for Type D test sequence  "0"=off "1"=on
2	typed_whd	R/W	Specify W-phase high-side pre-driver output value for Type D test sequence  "0"=off "1"=on
0	typed_wld	R/W	Specify W-phase low-side pre-driver output value for Type D test sequence "0"=off "1"=on

Note When a phase which is set to ON for both high and low sides, the phase is controlled to OFF for high and low sides.



# 7.9.3.25. FET\_TEST\_STAT / Read Address=E4h

Bit	D15	D14	D13	D12	D11	D10	D9	D8
Symbol	_	_	-	_	-	_	_	_
Initial Value	0	0	0	0	0	0	0	0

Bit	D7	D6	D5	D4	D3	D2	D1	D0
	_	_	fet_auto_te	fet_test_err	_	ft_seq_nu	ft_seq_nu	ft_seq_nu
Symbol			st			m2	m1	m0
Initial Value	0	0	0	0	0	0	0	0

bit	Symbol	R/W	Function
5	fet_auto_test	R	FET_TEST sequence execution flag  "0"=FET_TEST is stopped  "1"=FET_TSET is running
4	fet_test_err	R	Whether or not an expected value mismatch occurred during execution of FET_TEST (only valid for Type A / Type B / Type C)  "0"=No expected value mismatch detected "1"=Expected value mismatch detected
[2:0]	ft_seq_num[2:0]	R	Sequence number executed last by FET_TEST (when the expected value mismatch occurs, it is the step number where the mismatch occurred)



# 7.9.3.26. VDS\_COMP\_STAT / Read Address=E8h

Bit	D15	D14	D13	D12	D11	D10	D9	D8
						compout_u		
Symbol	_	1	1	_	1	h	_	compout_ul
Initial Value	0	0	0	0	0	0	0	0

Bit	D7	D6	D5	D4	D3	D2	D1	D0
		compout_v				compout_w		compout_w
Symbol	_	h	ı	compout_vl	ı	h	_	I
Initial Value	0	0	0	0	0	0	0	0

		D/M/	Fun	ction
bit	Symbol	R/W	ft_comp_sel="L"	ft_comp_sel="H"
10	compout_uh	R	Last saved data with FET_TEST (U phase high side) "0"= FET_TEST saved data is "L" "1"= FET_TEST saved data is "H"	External MOSFET VDS monitor (U phase high side) "0" = Comparator output (after filter) is "L" "1" = Comparator output (after filter) is "H"
8	compout_ul	R	Last saved data with FET_TEST (U phase low side) "0"= FET_TEST saved data is "L" "1"= FET_TEST saved data is "H"	External MOSFET VDS monitor (U phase low side) "0" = Comparator output (after filter) is "L" "1" = Comparator output (after filter) is "H"
6	compout_vh	R	Last saved data with FET_TEST (V phase high side) "0"= FET_TEST saved data is "L" "1"= FET_TEST saved data is "H"	External MOSFET VDS monitor (V phase high side) "0" = Comparator output (after filter) is "L" "1" = Comparator output (after filter) is "H"
4	compout_vl	R	Last saved data with FET_TEST (V phase low side) "0"= FET_TEST saved data is "L" "1"= FET_TEST saved data is "H"	External MOSFET VDS monitor (V phase low side) "0" = Comparator output (after filter) is "L" "1" = Comparator output (after filter) is "H"
2	compout_wh	R	Last saved data with FET_TEST (W phase high side) "0"= FET_TEST saved data is "L" "1"= FET_TEST saved data is "H"	External MOSFET VDS monitor (W phase high side) "0" = Comparator output (after filter) is "L" "1" = Comparator output (after filter) is "H"
0	compout_wl	R	Last saved data with FET_TEST (W phase low side) "0"= FET_TEST saved data is "L" "1"= FET_TEST saved data is "H"	External MOSFET VDS monitor (W phase low side) "0" = Comparator output (after filter) is "L" "1" = Comparator output (after filter) is "H"

### 7.9.3.27. DUMMY Write Address=7Ch / Read Address=FCh

Bit	D15	D14	D13	D12	D11	D10	D9	D8
Symbol	dmy15	dmy14	dmy13	dmy12	dmy11	dmy10	dmy9	dmy8
Initial Value	0	0	0	0	0	0	0	0

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Symbol	dmy7	dmy6	dmy5	dmy4	dmy3	dmy2	dmy1	dmy0
Initial Value	0	0	0	0	0	0	0	0

bit	Symbol	R/W	Function
[15:0]	dummy	R/W	dummy bit



# 8. Absolute maximum ratings

Voltages are all based on AGND unless otherwise specified.


Parameter	Applied Pins	Symbol	Ratings	Unit	Condition
	VB	Vb	-0.3 to 28(DC), 28 to 40(≤1s)	V	-
Power supply voltage	VCPH	Vcph	-0.3 to 44.5(DC), 44.5 to 60(≦1s)	V	_
	VCC	Vcc	-0.3 to 6	V	_
	VCC_OP	Vccop	-0.3 to 6	V	_
Voltage difference between AGND- PGND	AGND1, AGND2, PGND	Vgnd	-0.3 to 0.3	V	_
	HS	Vin1	-18 to 28(DC), 28 to 40(≦1s)	V	Vin1≤40V
	HUS, HVS, HWS	Vin2	-7 to Vcph +0.3, -14 to -7(≦1μs,20kHz)	V	Vin2≤40V Voltage between HUO-HUS, HVO-HVS, HWO-HWS ≦ 40V
Input voltage	LUS, LVS, LWS	Vin3	-7 to Vcph +0.3, -10 to -7(≦1μs,20kHz)		Vin3≤40V Voltage between LUO-LUS, LVO-LVS, LWO- LWS ≦ 40V
	LUI, LVI, LWI, HUI, HVI, HWI, SCLK, NSCS, SI, ALARM	Vin4	-0.3 to Vcc+0.3	V	Vin4≤6V
	AMPU_P, AMPV_P, AMPW_P, AMPU_N, AMPV_N, AMPW_N	Vin5	-7 to 28(DC), 28 to 40(≦1s), -10 to -7(≤1μs,20kHz)	V	_
	SR1O, SR2O, SR3O, CP1H, CP2H	Vout1	-0.3 to Vcph+0.3	V	Vout1≤60V
	HUO, HVO, HWO	Vout2	-7 to Vcph+0.3(DC), -14 to -7(≤1µs,20kHz)	V	Vout2≤60V Voltage between HUO-HUS, HVO-HVS, HWO-HWS ≦ 40V
Output voltage	CP1L, CP2L	Vout3	-0.3 to Vb+0.3	٧	Vout3≤28V(DC), Vout3≤40V(≤1s)
	LUO, LVO, LWO	Vout4	-7 to Vcph+0.3(DC), -10 to -7(≦1μs,20kHz)	٧	Vout4≦60V Voltage between LUO-LUS, LVO-LVS, LWO- LWS ≦ 40V
	AMPU_O, AMPV_O, AMPW_O	Vout5	-0.3 to Vccop+0.3	V	Vout5≤6V
	NDIAG, SO	Vout6	-0.3 to Vcc+0.3	V	Vout6≤6V
	HUS, HVS, HWS	lin1	1.2	Α	t=200ns (Reference values)
Input current	AMPU_P,AMPV_P,AMPW_P, AMPU_N,AMPV_N,AMPW_N	lin2	-0.5 to 2 mA		_
		lout1	±20		_
Output current	HUO, HVO, HWO,LUO, LVO, LWO	lout2	±1	Α	Time shorter than output current switching time (Tsw)
•	AMPU_O, AMPV_O, AMPW_O	lout3	±5	mA	
	NDIAG, SO	lout4	±10	mA	_
Operating ambient temperature	_	Та	-40 to 150	°C	
Junction temperature (Maximum value)	_	Тј	175	°C	_
Storage temperature	_	Tstg	-55 to 150	°C	_
Allowable power dissipation	_	PD	1.096	W	Mounted on board, JEDEC 4 layers , Ta=150°C,



		Rthj-a=30°C /W

#### ≪Notes for users≫

- The absolute maximum rating is a standard that must not be exceeded even for a moment and even a single item must not be exceeded for use.
  - Electric current flowing into this IC is shown with '+' and electric current flowing out of this IC is shown with '-.'
  - · Absolute maximum rating values limit the ranges in the condition fields.
  - Marks in the above maximum absolute maximum ratings (Vb, Vcph, Vcc, Vccop) mean the added voltages and output voltages of respective terminals (VB, VCPH, VCC, VCC\_OP).
  - The slew rates of Vb and Vcc shall be within the following ranges.
  - Vb: less than 8V/µs, Vcc: less than 0.3V/µs
  - · This product assumes to be used with a 12V battery.



(For reference)

Board: JEDEC 4 layers board Thermal resistance: 22.8°C/W

Ambient temperature

Ta[°C]

Allowable dissipation curve



### 9. Electrical characteristics

# **Operating voltage ranges**

Parameter	Applied pin Symbol Operating voltage range		Operating voltage range	Unit	Condition
	VB	Vb	4.5 to 28	V	DC
Input voltage	VCC	Vcc	3.0 to 5.5	V	DC
	VCC_OP	Vccop	3.0 to 5.5	V	DC

Note This product assumes to be used with a 12V battery.

Note It is not recommended to use this product at Vb<3.6V all the time.

# **Consumption current**

Vb=4.5 to 28V, Vcc=3.0 to 5.5V, Vccop=3.0 to 5.5V, Tj=-40 to 175°C unless specified otherwise

Parameter	Applied pin	Symbol	Test conditions	Min	Тур.	Max	Unit
		Istb1 Vb=12V, Vcc=Vccop=0V, -40≤Ta≤85°C		ı	0.05	3.5	μA
Standby current (Vb)	VB	Istb2	Vb=12V, Vcc=Vccop=0V, 85≤Ta≤125°C	I	_	6.0	μA
		Istb3	Vb=12V, Vcc=Vccop=0V, 125≤Ta≤150°C	ı	_	7.0	μA
		lb1	Vb=13.5V HUO, HVO, HWO=20kHz LUO, LVO, LWO=20kHz Pre-driver output load: Rload=0Ω, Cload=15000pF Safety Relay output load: Rload=1.5kΩ, Cload=15000pF	ı	90	180	mA
Supply current (Vb)	VB	lb2	Vb=17V HUO,HVO,HWO=20kHz LUO,LVO,LWO=20kHz Pre-driver output load: Rload=0Ω, Cload=15000pF Safety Relay output load: Rload=1.5kΩ, Cload=15000pF	ŀ	60	120	mA
		lb3	Vb=28V HUO,HVO,HWO=20kHz LUO,LVO,LWO=20kHz Pre-driver output load: Rload=0Ω, Cload=15000pF Safety Relay output load: Rload=1.5kΩ, Cload=15000pF	-	60	120	mA
Cumply ourrent (\/as\	VCC	Icc1	Vcc=5V	4	8	16	mA
Supply current (Vcc)	VCC	lcc2	Vcc=3.3V	1.2	2.5	5.0	mA
Supply current (Vccop)	VCC OP	Iccop1	Vccop=5V	3	6	12	mA
Зарріу сапені (уссор)	VCC_OP	Iccop2	Vccop=3.3V	3	6	12	mA

Note A drop in Vcc leads to a stand-by state. The electric current in the stand-by state is provided by Istb1, Istb2, Istb3.

Note External constants of the charge pumps of Ib1, Ib2, Ib3 are those of the application circuit example.



#### Charge pump circuit

Vb=4.5 to 28V, Vcc=3.0 to 5.5V, Tj=-40 to 175°C unless otherwise specified

Parameter	Applied pin	Symbol	Test conditions	Min	Тур.	Max	Unit	Remark
	Output voltage VCPH	Vcph1	Vb=4.5 to 5.5V Output load =28mA	Vb+5.6	_	3×VB-1.5	V	-
Output voltage		Vcph2	Vb=5.5 to 7V Output load =28mA	Vb+6.1	ı	3×VB-1.5	<b>V</b>	-
		Vcph3	Vb=7 to 28V Output load =28mA	Vb+9.6	Vb+14	Vb+16.5	٧	-
Rise time	VCPH	Тср	From 10% to 90% of VCPH voltage	_	ı	1	ms	_
Operating frequency	_	clk_cp	_	185	286	386	kHz	_
Pre-charging time	_	Tpch_cp	_	290	400	620	μs	-
Enable time for pre-driver	_	Tpre_en	The time between when register [en_cp="1"] is written and when predriver is allowed to turn on	0.85	1.2	1.9	ms	_

Note Reference values of Ccp (charge pump capacitance), Cvcph (charge pump voltage terminal capacitance) are as follows.  $Ccp = 0.47 \ [\mu F], Cvcph = 2.2 \ [\mu F]$ 

Determine the external circuits after a sufficient evaluation and check on a unit board, assuming the conditions of the operating environment.




Fig. 9-a Charge pump application circuit diagram






Fig. 9-b Charge pump circuit timing chart

Note Since the initial value of the en\_cp bit is 1, the charge pump is enabled as soon as ABIST is successfully completed.






Fig. 9-c Charge pump voltage dependence



#### **Pre-driver circuit**

Vb=4.5 to 28V, Vcc=3.0 to 5.5V, Tj=-40 to 175°C unless specified otherwise

Parameter								
1 didiliotoi	Applied pin	Symbol	Test conditions	Min	Тур.	Max	Unit	Remark
input current L	HUI, HVI, HWI, LUI, LVI, LWI	lih	Vcc= 5.0V, Vin = 5.0V	50	100	200	μΑ	_
input current L	HUI, HVI, HWI, LUI, LVI, LWI	lil	Vcc = 5.0V, Vin = 0V	-5	1	5	μΑ	_
voltage	IUI, HVI, HWI, .UI, LVI, LWI	Vih	_	0.75× Vcc	_	-	V	-
	IUI, HVI, HWI, UI, LVI, LWI	Vil	-	1	1	0.25× Vcc	V	1
		Voh1	Voltage between HUO(HVO, HWO) and HUS(HVS, HWS), Iload=-100µA Vb=6.5 to 28V, HUS(HVS, HWS)=0V	6.7	10	12	>	ı
Output voltage1	HUO,HVO,HWO	Voh1_2	Voltage between HUO(HVO, HWO) and HUS(HVS, HWS) Iload=-100µA Vb=4.5 to 7.0V HUS(HVS, HWS)=0V	Vcph- -0.3	I	Vcph	>	I
		Vol1	Voltage between HUO(HVO, HWO) and HUS(HVS,HWS), Iload=100µA	0	1	0.2	>	_
Output LI Voltage2+	LUO, LVO, LWO	Voh2	Voltage between LUO(LVO, LWO) and LUS(LVS,LWS), LUS(LVS,LWS)=0 V, Iload=-100µA	6.7	11	12	>	-
		Vol2	Voltage between LUO(LVO, LWO) and LUS(LVS,LWS) =0V, Iload=100µA	0	-	0.2	V	-
Output S	SR10, SR20,	Voh3	lload=-100μA	Vcph- 0.1	_	Vcph	V	
voltage3 S	SR30	Vol3	lload=100μA	1	1	0.9	V	
Output	HUO,HVO,HWO	Rohh	HUI,HVI,HWI = VCC Iload = -50 mA	_	4.4	12	Ω	-
resistance1	., -,	Roh I	HUI,HVI,HWI = 0V Iload = 50 mA	_	1.2	3	Ω	-
		Rolh	LUI,LVI,LWI = VCC Iload = -50 mA	_	4.4	12	Ω	-
Output	.UO, LVO, LWO		IIUau – -30 IIIA					

Note Safety relay output: SR1O, SR2O, SR3O do not contain pull-down resistors. When pull-down resistors are required for the system, add them on the ECU board. When connecting a pull-down resistor close to MOSFET, determine the resistor's constant taking into consideration the drop of the output voltage of the safety relay.

Note For the measurement circuit, see Fig. 9-d.



Vb=4.5 to 28V, Vcc=3.0 to 5.5V, Tj=-40 to 175°C unless specified otherwise

Parameter	Applied pin	Symbol	Test conditions	Min	Тур.	Max	Unit	Remark
Output	Output SR1O, SR2O, SR3O	Rosh	srly1_drv="1", srly2_drv="1", srly3_drv="1" lload=-5mA	350	500	750	Ω	-
resistance		Rosl	srly1_drv="0", srly2_drv="0", srly3_drv="0" Rosl =Vd/4mA	350	500	750	Ω	Refer to Fig. 9-f
Pull-down resistance 1	HUO,HVO,HWO	Rpd1	ALARM=0V	25	50	100	kΩ	_
Pull-down resistance 2	LUO, LVO, LWO	Rpd2	ALARM=0V	25	50	100	kΩ	_
On reverse connection VB leakage current	SR1O, SR2O, SR3O	lol	SR10, SR20, SR30=-18V PGND=0V	0	0.01	1.0	μΑ	_
Output limit	HUO,HVO,HWO	lo_lmth	When turned on, after Tsw	_	-10	_	mA	Refer to Fig. 9-e
current	,LUO, LVO, LWO	lo_lmtl	When turned off, after Tsw	ı	10	_	mA	Refer toFig. 9-e
		Tsw0	_	5	8	14	μs	t_ilim = "00" Refer to Fig. 9-e
Output current switching time	HUO,HVO,HWO,L UO, LVO, LWO	Tsw1	_	10	16	28	μs	t_ilim = "01" Refer toFig. 9-e
		Tsw2	_	20	32	56	μs	t_ilim = "10" Refer to Fig. 9-e
When turned on, input	HUI, HVI, HWI, HUO,HVO,HWO	Tdonh	_	20	120	250	ns	Refer to Fig.9-d and Fig. 9-e
propagation delay time	LUI, LVI, LWI, LUO, LVO, LWO	Tdonl	_	20	120	250	ns	Refer to Fig.9-d and Fig. 9-e
When turned off, input	HUI, HVI, HWI, HUO,HVO,HWO	Tdoffh		20	180	300	ns	Refer to Fig.9-d and Fig. 9-e
propagation delay time	LUI, LVI, LWI, LUO, LVO, LWO	Tdoffl	_	20	180	300	ns	Refer to Fig.9-d and Fig. 9-e
Input propagation delay time difference	HUI, HVI, HWI, LUI, LVI, LWI, HUO,HVO,HWO ,LUO, LVO, LWO	Dtd	Tdonh-Tdoffl, Tdonl-Tdoffh	-125	_	125	ns	Time difference between high side and low side (U/V/W)

Note  $\,$  To safety relay output: SR1O, SR2O, SR3O, connect an external series resistor of 1.5k $\Omega$  or larger.

Note Safety relay output: SR1O, SR2O, SR3O do not contain pull-down resistors. When pull-down resistors are required for the system, add them on the ECU board. When connecting a pull-down resistor close to MOSFET, determine the resistor's constant taking into consideration the drop of the output voltage of the safety relay.

Note For the measurement circuit, see Fig. 9-d

Note Specifications shown in (brackets) are design values and not tested for deliv





Fig. 9-d Measurement circuit diagram (high side/low side)








Fig. 9-e Timing charts of output current switching time, input propagation delay time




Fig. 9-f How to measure SR1O,SR2O,SR3O output resistance



#### **Current detection circuit**

Vb=4.5 to 28V, Vccop=3.0 to 5.5V, Tj=-40 to 175°C unless specified otherwise

Parameter	Applied pin	Symb ol	Test conditions	Min	Тур.	Max	Unit	Remark
Input offset voltage 1	AMPU_P, AMPV_P, AMPW_P, AMPU_N, AMPV_N, AMPW_N	Voff1	After calibration, Ta=25°C Gain=15 Comvin=0V Iload=0.5mA	-1	-	1	mV	gain_amp_u="011", gain_amp_v="011", gain_amp_w="011"
Input offset voltage 2	AMPU_P, AMPV_P, AMPW_P, AMPU_N, AMPV_N, AMPW_N	Voff2	Before calibration, Ta=25°C Gain=15 Comvin=0V Iload=0.5mA	-7	-	7	mV	gain_amp_u="011", gain_amp_v="011", gain_amp_w="011"
Input offset voltage temperature characteristic 1	AMPU_P, AMPV_P, AMPW_P, AMPU_N, AMPV_N, AMPW_N	VoffdT1	After calibration, Gain=15 Comvin=0V Iload=0.5mA	(-10)	_	(10)	μV/°C	gain_amp_u="011", gain_amp_v="011", gain_amp_w="011" shown in (brackets) are design values
Input offset voltage temperature characteristic 2	AMPU_P, AMPV_P, AMPW_P, AMPU_N, AMPV_N, AMPW_N	VoffdT2	Before calibration, Gain=15, Comvin=0V Iload=0.5mA	(-10)	_	(10)	μV/°C	gain_amp_u="011", gain_amp_v="011", gain_amp_w="011" shown in (brackets) are design values
Input bias current	AMPU_P, AMPV_P, AMPW_P, AMPU_N, AMPV_N, AMPW_N	lin	Measurement target terminal = 0V	-100	_	100	μА	_
Output voltage	AMPU_O, AMPU_O,	Vohop	Gain=15 Vinr=0.1×Vccop Iload = -500µA	Vccop -0.15	-	Vccop	V	-
1	AMPU_O,	Volop	Gain=15 Vinr=-0.1×Vccop Iload = +500µA	0	-	0.15	V	-
Reference voltage	_	Vref	_	(Typ9)	Vccop/2	(Typ.+9)	mV	shown in (brackets) are design values
Reference temperature characteristic	-	Vref_ dT	_	(-10)	_	(10)	μV/°C	shown in (brackets) are design values
	AMPU_P,	Gain0	Vinr=-0.5V to 0.5V, Iload=No load	-1%	7.5	1%	_	gain_amp_u="000", gain_amp_v="000", gain_amp_w="000"
	AMPV_P,	Gain1	Vinr=-0.5V to 0.5V, Iload=No load	-1%	10	1%	_	gain_amp_u="001", gain_amp_v="001", gain_amp_w="001"
GAIN	AMPU_N,	Gain2	Vinr=-0.5V to 0.5V, Iload=No load	-1%	12.5	1%	_	gain_amp_u="010", gain_amp_v="010", gain_amp_w="010"
	AMPV_N, AMPW_N,	Gain3	Vinr=-0.5V to 0.5V, Iload=No load	-1%	15	1%	_	gain_amp_u="011", gain_amp_v="011", gain_amp_w="011"
	AMPU_O, AMPV_O,	Gain4	Vinr=-0.5V to 0.5V, Iload=No load	-1%	20	1%	_	gain_amp_u="100", gain_amp_v="100", gain_amp_w="100"
	AMPW_O	Gain5	Vinr=-0.5V to 0.5V, Iload=No load	-1%	27.4	1%	_	gain_amp_u="101", gain_amp_v="101", gain_amp_w="101"

Note For the amplifier configuration, use the polarity in Fig. 9-g.

Note Specifications shown in (brackets) are design values and not tested for delivery.



Vb=4.5 to 28V, Vccop=3.0 to 5.5V, Tj=-40 to 175°C unless specified otherwise

Parameter	Applied pin	Symbol	Test conditions	Min	Тур.	Max	Unit	Remark
			VCC_OP=5.0V Gain=15 Rload=1kΩ,Cload=220pF Slew rate from 20% of Vout to 80%	4.5	10	20	V/µs	Refer to Fig. 9- Gain is set to register by SPI.
Slew rate	AMPU_O, AMPV_O,	Sr1	VCC_OP=3.3V Gain=15 Rload=1kΩ,Cload=220pF Slew rate from 20% of Vout to 80%	2.5	10	20	V/µs	Refer to Fig. 9-h Gain is set to register by SPI.
	AMPW_O		VCC_OP=5.0V Gain=15 Rload=1kΩ,Cload=220pF Slew rate from 20% of Vout to 80%	-20	-10	-4.5	V/µs	Refer to Fig. 9-h Gain is set to register by SPI.
		Sr2	VCC_OP=3.3V Gain=15 Rload=1kΩ,Cload=220pF Slew rate from 20% of Vout to 80%	-20	-10	-2.5	V/µs	Refer to Fig. 9-h Gain is set to register by SPI.
Settling time	AMPU_O, AMPV_O, AMPW_O	Tset	Rload=1kΩ,Cload=220pF Time for output voltage to converge to ±2%.	_	_	(1.5)	μs	shown in (brackets) are design values
Input common mode voltage	AMPU_P, AMPV_P, AMPW_P, AMPU_N, AMPV_N, AMPV_N	Comvin	Input range where amplifier outputs can ensure ±1% gain error with AMP*_P and AMP*_N shorted	-0.5	_	2.0	V	_
PSRR	VCC_OP	Psrrop	1KHz input to VCC_OP, but excluding the effect of VREF	_	(60)	_	dB	shown in (brackets) are design values
CMRR	AMPU_P, AMPV_P, AMPW_P, AMPU_N, AMPV_N, AMPW_N, AMPU_O, AMPV_O, AMPV_O, AMPW_O	Cmrrop	Gain=15, Comvin=200mVp- p,100KHz	(80)	(100)	_	dB	shown in (brackets) are design values
Offset calibration time	_	T <sub>ampofscal</sub>	_	_	_	108	μs	_

Note For the amplifier configuration, use the polarity in Fig. 9-g

Note Specifications shown in (brackets) are design values and not tested for delivery.






Fig. 9-g Measurement circuit diagram




Fig. 9-h Slew rate timing



# **Oscillation circuit**

Parameter	Applied pin	Symbol	Test conditions	Min	Тур.	Max	Unit	Remark
Internal oscillation frequency	_	Fc	_	2.6	4	5.4	MHz	_
Frequency for monitor	_	Fcsm	_	2.6	4	5.4	MHz	_



# Abnormality detection circuit

VD=4.3 to 28 V, VCC=3.0 to 3.3 V, 1				Min	Tun	May	l loit	Domork
Parameter	Applied pin	Symbol	Test conditions	Min	Тур.	Max	Unit	Remark
VCC undervoltage detection threshold 1, 2	VCC	Vthcll1, Vthcll2	_	2.55	2.75	2.95	V	_
VCC undervoltage detection threshold 1,2 for removal	, 55	Vthclh1, Vthclh2	_	2.65	2.85	3.05	V	_
Filtering time for VCC undervoltage	VCC	Tcl	_	10	20	40	μs	_
VB undervoltage detection threshold		Vthbll	_	3.6	3.9	4.2	V	_
Threshold for VB undervoltage detection removal	VB	Vthblh	_	3.9	4.2	4.5	V	_
Filtering time for VB undervoltage detection		Tbl	_	12	20	34	μs	_
VCPH overvoltage detection threshold		Vthcphhh	_	53.0	56.0	59.0	V	_
Threshold for VCPH overvoltage detection removal	VCPH	Vthcphhl	_	52.0	55.0	58.0	V	_
Filtering time for VCPH overvoltage detection		Tcphh	_	12	20	34	μs	_
VCC overvoltage detection threshold		Vthchh	_	5.5	5.75	6.0	V	_
Threshold for VCC overvoltage detection removal	VCC	Vthchl	_	5.4	5.65	5.9	V	_
Filtering time for VCC overvoltage detection	VCC	Tch	_	12	20	34	μs	
VCC_OP undervoltage detection threshold	V00 05	Vthccopll	_	2.55	2.75	2.95	V	_
Threshold for VCC_OP undervoltage detection removal	VCC_OP	Vthccoplh	_	2.65	2.85	3.05	V	_
Filtering time for VCC_OP overvoltage detection	VCC_OP	Tccopl	_	12	20	34	μs	_
VCC_OP overvoltage detection threshold		Vthccophh	_	5.5	5.75	6.0	V	_
Threshold for VCC_OP overvoltage detection removal	VCC_OP	Vthccophl	_	5.4	5.65	5.9	V	_
Filtering time for VCC_OP overvoltage detection	VCC_OP	Tccoph	_	12	20	34	μs	_
Overtemperature detection		Tsdh	_	(175)	(195)	(215)	°C	shown in (brackets) are design values
Temperature for overtemperature detection removal	_	Tsdl	_	(165)	(185)	(205)	°C	shown in (brackets) are design values
Filtering time for overtemperature detection		Ttsd	_	(12)	(20)	(34)	μs	shown in (brackets) are design values
	LILIC	I_vds1_Roff	VB=HS=H*S=13.5V, HUI(HVI,HWI)=Lo	-650	-400	-250	μΑ	_
VDS detection input current 1 for external MOSFET	HUS, HVS, HWS	I_vds1_Ron	VB=HS=H*S=13.5V, HUI(HVI,HWI) In external MOSFET inspection mode.	4.5	6.8	8.5	mA	_
		I_vds2_Roff	VB=HS=13.5V HUI(HVI,HWI)=Lo HUS(HVS,HWS)=0V	-650	-450	-250	μA	_
VDS detection input current 2 for external MOSFET	HUS, HVS, HWS	I_vds2_Ron	VB=HS=13.5V HUI(HVI,HWI)=Lo HUS(HVS,HWS)=0V In external MOSFET inspection mode.	-8.5	-6.8	-4.5	mA	_



Parameter	Applied pin	Symbol	Test conditions	Min	Тур.	Max	Unit	Remark
Midpoint voltage divider ratio	HUS, HVS, HWS	_	In external MOSFET test mode	0.4	0.5	0.6	I	_
BIST time	_	Tbist	_	ı	2.6	4	ms	_

Note Specifications shown in (brackets) are design values and not tested for delivery.

Note When Vcc drops below the Vcc low voltage detection voltage, it leads to a stand-by state.

Note Low voltage detection (VB, VCC, VCC\_OP), high voltage detection (VCPH, VCC, VCC\_OP) and overtemperature detection circuits are equipped with hysteresis.

Vb=4.5 to 28V, Vcc=3.0 to 5.5V, Tj=-40 to 175°C unless specified otherwise

Parameter	Applied pin	Symbol	Test conditions	Min	Тур.	Max	Unit	Remark																									
	•	Fil_vdsh0	_	3.9	6	8.1	μs	fil_vdsh="00"																									
High side filtering time for external MOSFET		Fil_vdsh1	_	5.2	8	10.8	μs	fil_vdsh="01"																									
VDS detection	_	Fil_vdsh2	_	6.5	10	13.5	μs	fil_vdsh="10"																									
		Fil_vdsh3	_	7.8	12	16.2	μs	fil_vdsh="11"																									
		Fil_vdsl0	_	3.9	6	8.1	μs	fil_vdsl="00"																									
Low side filtering time for		Fil_vdsl1	_	5.2	8	10.8	μs	fil_vdsl="01"																									
external MOSFET VDS detection	_	Fil_vdsl2	_	6.5	10	13.5	μs	fil_vdsl="10"																									
		Fil_vdsl3	_	7.8	12	16.2	μs	fil_vdsl="11"																									
		Vth_vdsh0	_	0.04	0.1	0.16	· V	vth_vdsuh="0000", vth_vdsvh="0000", vth_vdswh="0000"																									
		Vth_vdsh1	_	0.14	0.2	0.26	>	vth_vdsuh="0001", vth_vdsvh="0001", vth_vdswh="0001"																									
		Vth_vdsh2	_	0.24	0.3	0.36	V	vth_vdsuh="0010", vth_vdsvh="0010", vth_vdswh="0010"																									
		Vth_vdsh3	_	0.34	0.4	0.46	<b>V</b>	vth_vdsuh="0011", vth_vdsvh="0011", vth_vdswh="0011"																									
						Vth_vdsh4	_	0.44	0.5	0.56	<b>V</b>	vth_vdsuh="0100", vth_vdsvh="0100", vth_vdswh="0100"																					
Threshold voltage for external MOSFET VDS	HS, HUS,	Vth_vdsh5	_	0.54	0.6	0.66	>	vth_vdsuh="0101", vth_vdsvh="0101", vth_vdswh="0101"																									
detection high side	HVS, HWS	Vth_vdsh6	_	0.63	0.7	0.77	٧	vth_vdsuh="0110", vth_vdsvh="0110", vth_vdswh="0110"																									
		Vth_vdsh7	_	0.72	0.8	0.88	٧	vth_vdsuh="0111", vth_vdsvh="0111", vth_vdswh="0111"																									
		Vth_vdsh8	_	0.81	0.9	0.99	٧	vth_vdsuh="1000", vth_vdsvh="1000", vth_vdswh="1000"																									
		<u>-</u>				_	-					-	_	_	_	-	-	_	_	_	-		-	-	_	-	Vth_vdsh9	_	0.9	1.0	1.1	٧	vth_vdsuh="1001", vth_vdsvh="1001", vth_vdswh="1001"
																											Vth_vdshA	_	0.99	1.1	1.21	٧	vth_vdsuh="1010", vth_vdsvh="1010", vth_vdswh="1010"
		Vth_vdshB	_	1.08	1.2	1.32	V	vth_vdsuh="1011", vth_vdsvh="1011", vth_vdswh="1011"																									

Note VDS detection threshold voltage (high side) is provided by the voltage between the IC terminals: HS-HNote S.

Note VDS detection threshold voltage (low side) is provided by the voltage between the IC terminals: HNote S-LNote S.

Note \* is U, V, W.



Parameter	Applied pin	Symbol	Test conditions	Min	Тур.	Max	Unit	Remark
		Vth_vdsl0	_	0.04	0.1	0.16	V	vth_vdsul="0000", vth_vdsvl="0000", vth_vdswl="0000"
		Vth_vdsl1	_	0.14	0.2	0.26	٧	vth_vdsul="0001", vth_vdsvl="0001", vth_vdswl="0001"
		Vth_vdsl2	_	0.24	0.3	0.36	٧	vth_vdsul="0010", vth_vdsvl="0010", vth_vdswl="0010"
		Vth_vdsl3	_	0.34	0.4	0.46	٧	vth_vdsul="0011", vth_vdsvl="0011", vth_vdswl="0011"
		Vth_vdsl4	_	0.44	0.5	0.56	٧	vth_vdsul="0100", vth_vdsvl="0100", vth_vdswl="0100"
External MOSFET	HUS, HVS, HWS,	Vth_vdsl5	_	0.54	0.6	0.66	٧	vth_vdsul="0101", vth_vdsvl="0101", vth_vdswl="0101"
VDS detection low side voltage threshold	LUS, LVS, LWS	Vth_vdsl6	_	0.63	0.7	0.77	٧	vth_vdsul="0110", vth_vdsvl="0110", vth_vdswl="0110"
		Vth_vdsl7	_	0.72	0.8	0.88	٧	vth_vdsul="0111", vth_vdsvl="0111", vth_vdswl="0111"
		Vth_vdsl8	_	0.81	0.9	0.99	٧	vth_vdsul="1000", vth_vdsvl="1000", vth_vdswl="1000"
		Vth_vdsl9	_	0.9	1.0	1.1	٧	vth_vdsul="1001", vth_vdsvl="1001", vth_vdswl="1001"
		Vth_vdslA	_	0.99	1.1	1.21	٧	vth_vdsul="1010", vth_vdsvl="1010", vth_vdswl="1010"
		Vth_vdslB	_	1.08	1.2	1.32	V	vth_vdsul="1011", vth_vdsvl="1011", vth_vdswl="1011"
External MOSFET VGS overvoltage detection threshold	HUO, HVO, HWO, HUS, HVS, LUO, LVO, LWO, LUS, LVS, LWS	Vth_vgsh	_	15.5	17.5	19.5	V	_
Threshold for external MOSFET VGS overvoltage detection removal	HUO, HVO, HWO, HUS, HVS, LUO, LVO, LVO, LWO, LUS, LVS, LVS,	Vth_vgsl	_	14.5	16.5	18.5	V	_
Filtering time for external MOSFET VGS overvoltage detection	_	Fil_vgs	_	5.2	8	10.8	μs	-



Parameter	Applied pin	Symbol	Test conditions	Min	Тур.	Max	Unit	Remark
NDIAG output voltage	NDIAG	Voh	Ioh = -5mA	0.9×V cc	1		٧	_
NDIAG output voltage	NDIAG	Vol	IoI = 5mA	1	-	0.1×V cc	٧	_
L hold voltage	NDIAG	VIk	Vcc=1.1V to Vthcll IoI = 100µA	0	_	0.3	٧	Refer to Fig. 9-i
Frequency mutual comparison error detection coefficient	_	Kfreqdet	OSC_IF<12M Hz OSC_SM<12 MHz	ı	2.1	-	A.U.	OSC_IF[MHz]/OSC_SM[MHz] or OSC_SM[MHz]/OSC_IF[MHz]

Note VDS detection threshold voltage (high side) is provided by the voltage between the IC terminals: HS-H\*S.

Note VDS detection threshold voltage (low side) is provided by the voltage between the IC terminals: H\*S-L\*S.

Note \* is U, V, W.

Note A.U. is an abbreviation for Arbitrary Unit.




Fig. 9-i L Holding voltage



### **ALARM** input circuit

Vb=4.5 to 28V, Vcc=3.0 to 5.5V, Tj=-40 to 175°C unless specified otherwise

Parameter	Applied pin	Symbol	Test conditions	Min	Тур.	Max	Unit	Remark
High level input current	AL ADM	lih	Vcc = 5.0V, Vin = 5.0V	50	100	200	μA	_
Low level input current	ALARM	lil	Vcc = 5.0V, Vin = 0V	-5	_	5	μΑ	_
High level input detection voltage	ALARM	Vih	_	0.75×Vcc	_	-	V	_
Low level input detection voltage	ALARIVI	Vil	_	1	_	0.25×Vcc	V	_
		Twmin0		16.25	_	_	μs	fil_alm="00" 16x2 <sup>2</sup> x(1/4MHz)+(1/4MHz)
Pulse width of	ALARM	Twmin1	High, Low	1.00025	_	_	ms	fil_alm="01" 1000x2 <sup>2</sup> x(1/4MHz)+(1/4MHz)
input detection	ALARIVI	Twmin2	detection	2.00025	_	-	ms	fil_alm="10" 2000x2 <sup>2</sup> x(1/4MHz)+(1/4MHz)
		Twmin3		4.00025	-	ı	ms	fil_alm="11" 4000x2 <sup>2</sup> x(1/4MHz)+(1/4MHz)
		Twmax0		ı		14.75	μs	fil_alm="00" 15x2 <sup>2</sup> x(1/4MHz)-(1/4MHz)
Pulse width of input	A1 A DA4	Twmax1	High, Low	_	-	0.99875	ms	fil_alm="01" 999x2 <sup>2</sup> x(1/4MHz)-(1/4MHz)
removal	ALARM	Twmax2	level detection	_	_	1.99875	ms	fil_alm="10" 1999x2 <sup>2</sup> x(1/4MHz)-(1/4MHz)
		Twmax3		-	_	3.99875	ms	fil_alm="11" 3999x2 <sup>2</sup> x(1/4MHz)-(1/4MHz)

Note The input detection pulse width (Twmin) means the width of pulses appearing in the output after passing the digital filter, and input elimination pulse width (Twmax) means the width of pulses eliminated by the digital filter (**Fig.** 9-j).

Note Calculated, assuming ALARM digital filter setting: (1/4MHz)=250[ns].




Fig. 9-j Input elimination pulse width (with a filter) and input detection pulse width (with a filter)



#### **SPI** communication circuit

# **SPI** communication specifications (AC)

Parameter	Applied pin	Symbo I	Test conditions	Min	Тур.	Max	Unit	Remark
Delay time from NSCS falling edge to SO	NSCS, SO	Tcsdo	Cload=100pF	1	I	100	ns	Time from NSCS falling edge to SO removed from HiZ state
Valid standby time	NSCS, SCLK	Tcsck	Fop = 2MHz	100	1	1	ns	Time from NSCS falling edge to SCLK rising edge
Invalid standby time	SCLK, NSCS	Tckcs	_	100	1	ı	ns	Time from falling edge of the last pulse of SCLK to NSCS rising edge
SI setup time	SI, SCLK	Tdick	_	50	_	_	ns	SI data setup time
SI hold time	SI, SCLK	Tckdi	_	50	_	-	ns	SI data hold time
SO valid time	SCLK, SO	Tckdo	Cload=100pF	1	ı	100	ns	Time from SCLK rising edge to SO data output
NSCS invalid time	NSCS	Tcsh	_	2	1	ı	μs	Time from NSCS rising edge to NSCS falling edge
Delay time from SO to NSCS rising edge	NSCS, SO	Tdocs	Cload=100pF	ı	-	100	ns	Time from NSCS rising edge to SO turning to HiZ state
Communication frequency	SCLK	Fop	_			2	MHz	-




Figure 9-k SPI timing chart



**SPI communication specifications (DC)**Vb=4.5 to 28V, Vcc=3.0 to 5.5V, Tj=-40 to 175°C unless specified otherwise

Parameter	Applied pin	Symbo I	Test conditions	Min	Тур.	Max	Unit	Remark
High level input voltage	SI, SCLK,	Vthh	_	0.75× Vcc	_	_	V	-
Low level input voltage	NSCS	Vthl	_	_	ı	0.25× Vcc	V	-
High level input current	NSCS	lih	Vcc = 5.0V, Vin = 5.0V	-5	ı	5	μΑ	_
Low level input current	NSCS	lil	Vcc = 5.0V, Vin = 0V	-200	-100	-50	μΑ	_
High level input current	SI,	lih	Vcc = 5.0V, Vin = 5.0V	50	100	200	μΑ	_
Low level input current	SCLK	lil	Vcc = 5.0V, Vin = 0V	-5	ı	5	μΑ	_
High level output voltage	00	Vohso	Iohso = -5mA	0.9× Vcc	ı	ı	٧	_
Low level output voltage	SO	Volso	Iolso = 5mA	_	1	0.1× Vcc	V	_


#### **QA** timer

Parameter	Applied pin	Symbo I	Test conditions	Min	Тур.	Max	Unit	Remark
		Tqa0		0.65	1	1.36	ms	_
Time a sout time a	_	Tqa1	_	1.3	2	2.72	ms	_
Timeout time	_	Tqa2	_	2.6	4	5.44	ms	_
		Tqa3		5.2	8	10.88	ms	_



### 10. Application circuit example

#### When driving motor relays collectively



≪Notes for users ≫

Note The circuit constants are for the application circuit example, and not guaranteed.

Determine the external circuits after a sufficient evaluation and check on a unit board, assuming the conditions of the operating environment.

Note The smoothing capacitors externally added to the power supply terminals (VB, VCC, VCC\_OP, VCPH) should be located as close to the roots of the IC as possible.


Note AGND1, 2 and PGND should be the solid GND (same potential ±0.3V) on the unit board.

Note When designing a unit, take into consideration the notes of the individual blocks as well.

Note Do not connect the IC incorrectly. It may destroy the IC and/or damage the devices.



#### When driving motor relays individually



#### ≪Notes for users ≫

Note The circuit constants are for the application circuit example, and not guaranteed.

Determine the external circuits after a sufficient evaluation and check on a unit board, assuming the conditions of the operating environment.

Note The smoothing capacitors externally added to the power supply terminals (VB, VCC, VCC\_OP, VCPH) should be located as close to the roots of the IC as possible.

Note AGND1, 2 and PGND should be the solid GND (same potential ±0.3V) on the unit board.

Note When designing a unit, take into consideration the notes of the individual blocks as well.


Note Do not connect the IC incorrectly. It may destroy the IC and/or damage the devices.





# 11. Outline drawing

Package dimensions P-VQFN48-0707-0.50-005

"Unit:mm"







Rev01

Before creating and producing designs and using, customers must also refer to and comply with the latest versions of all relevant TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION information and the instructions for the application that Product will be used with or for.

weight: 137.9mg (typ.)



# 12. Revision history

Specification	Specification changes	Dates of
Ver.		creation/changes
0.1	Newly created 7.2 Pre-driver circuit	2019/8/8
0.2	Switches of mid-voltage resistors added to the figure.  7.5.8 DS Detection block diagram modified (Switches of mid-voltage resistors added). Detection state table modified. Signal names in the timing chart corrected.  8 Absolute maximum ratings Specifications on the input voltage of HUS, HVS, LWS added. Specifications on the output voltage of HUO, HVO, HWO added.	2019/8/8
0.3	7.5.11, 7.9.2, 7.9.3.18, 7.9.3.19, 7.9.3.20QA timer related items undated.	2019/8/19
0.4	7.3, 7.9.3.15 Electric current related items updated.  Fig. 7.9-f Fig. 7.9-i "seq_coutner" value when QA timer start command is received is corrected. Various statuses and error accumulation counter  The status bit err_qa is set to "H" for a sequence where answer data has turned out to be invalid, and it is maintained until it is cleared by the err_qa_cl bit.  The status bit err_qato is set to "H" for a sequence where answer data has not been obtained within the pre-defined time, and it is maintained until it is cleared by the err_qato_cl bit.  The status bit err_qac is set to "H" for a sequence where the error accumulation counter value has reached 4, and it is maintained until it is cleared by the err_qac_cl bit.  Table 7.9-a, Fig. 7.9-i Corrected so that "seq_coutner" not cleared by "err_qac_cl."	2019/8/28
0.6	7.9.3.18: Stated that register setting uses values at a time when a Start command is received.  Table 7.7-a, Table 7.7-b Operation of charge pump and pre-drivers related to ABIST updated.  Table 7.2-b Truth table regarding the prohibited input updated. 7.9.3.8 Description on registers regarding the prohibited input updated.  7.1,10 Description on the charge pump current limit added.  7.3.2, 7.9.3.15, 7.9.3.16 Description on the current detection amplifier offset calibration updated.	2019/09/03
0.7	Fig. 7.5.8-a Stated that VDS detection is disabled while pre-drivers are disabled. 7.2 Stated that series resistance value is not limited when the relay control output is used for power supply relay.	2019/09/05
0.8	7.8 Description the initial diagnosis circuit for external FETs and relays added. 7.9.3.23 - 7.9.3.26 Registers related to the initial diagnosis for external FETs and relays added. 0 Register map updated.	2019/9/20
0.9	7.9.3.23 Modified typeC description to Type D 7.9.3.23 Added fet_test_manual bit 0 FET manual inspection The explanation was corrected. 7.9.3.9, エラー! 参照元が見つかりません。 Change the setting range of current value. 9 SPI communication circuit NSCS invalid time is corrected to 2us Fig. 7.8-c, Fig. 7.8-d, Fig. 7.8-e, Fig. 7.8-f Clarified existence of waiting time after turning on the mid-voltage generating resistor.	2019/12/4
0.10	Change motor relay application	2019/12/19
1.0	7.2. Pre-Driver Circuit Deleted the description of constant current drive Deleted the clump circuit of Fig.7.2a and b. Added the gate resistors.  7.9.3 Resister map Deleted HS_ISEL ith_puh/ith_pdh. Deleted LS_ISEL ith_pul/ith_pdl. Changed HS_ISEL to T_ILIM. Added a note about 32 µs and no current limit to the T_ILIM table.  9. Electrical characteristics  Consumption current Set Standby current (Vb)/ Supply current (Vb) Supply current (Vcc)/ Supply current (Vccop).  Charge pump circuit Changed Vcph1:Vb=4.5 to 7V Output load =TBD(8500pF) to Vb=4.5 to 5.5V Output load =28mA Changed Min:Vb+5.5 to Vb+5.3 Changed Vcph2:Vb=5.5 to 7V Output load =34mA(15000pF) to 28mA Changed Vcph3:Vb=7 to 28V Output load =34mA(15000pF) to 28mA	2020/09/18



Specification	Specification changes	Dates of
Ver.	-	creation/change
	Changed Typ.:Vb+14 to Vb+11 Max.:Vb+16.5 to Vb+12	
	Deleted current Limitation.	
	Added Operating frequency	
	Pre-driver circuit	
	Changed Output voltage11 Voh1 Test conditions: Voltage between H*O and H*S to Voltage between	
	H*O and AGND	
	Changed min.(Vcph-0.3)/max.Vcph	
	Changed Output voltage 2 min.(6.7)/max.(12)	
	Deleted High side pull-up current1 to 7.	
	Deleted High side pull-down current1 to 7.	
	Deleted Low side pull-up current1 to 7.  Deleted Low side pull-down current1 to 7.	
	Added Output resistance1and 2.	
	Changed When turned on, input propagation delay time min:50 to 20n.	
	Changed When turned off, input propagation delay time min:50 to 20n.	
	Set VDS detection input current 1 for external MOSFET min850 typ650 max450µA	
	Set VDS detection input current 2 for external MOSFET min.5 typ.6.8 max.7.6mA に設定	
	Set External MOSFET VGS overvoltage detection threshold min.15.5V typ.17.5V に設定	
	Set Threshold for external MOSFET VGS overvoltage detection removal min. 14.5 typ.16.5	
	max.18.5V	
	-10. Application circuit example	
	•10. Application circuit example Added Gate resistors.	
	7.2. Pre-driver circuit	
	Added Clump circuits of Fig.7.2a and b	
	8. Absolute maximum ratings (Ta = 25°C)	
	Changed Input voltage HS:-0.3 to Vb+0.3 to -18 to Vb+0.3.	
	9. Electrical characteristics	
	Charge pump circuit	
	Updated Operating frequency	
1.1	Added Pre-charging time and Enable time for pre-driver	2020/11/9
	Updated Fig. Fig. 9 b Charge pump circuit timing chart	
	• Pre-river circuit	
	Added Output voltage 1 Voh1(Vb=7.0 to 28V) and Voh1_2 Changed Output voltage 1 Voh1 Test conditions: Voltage between H*O and AGND to Voltage	
	between H*O and H*S	
	Added Output voltage2 Test conditions L*S=0V	
	Abnormality detection circuit	
	Added BIST time.	
	7.1 Charge pump	
	Deleteded operating frequency in description	
1.2	9. Electrical characteristics	2021/4/26
	• Pre-driver	
	Updated Output resistance1 and 2(Tentative value).  7.2 Pre-driver circuit→Corrected description of Current limiter	
	7.2 Pre-driver circuit→Corrected description of Current limiter  7.5.8. External MOSFET VDS detection	
	Corrected a typographical error in the filter symbol in the timing chart	
	Updated Fig. 7.5.8 d Timing chart for short-circuit detection (register vdsl_op = vdsh_op "0010")	
	Updated Fig. 7.5.8 f Timing chart for short-circuit detection (register vdsl_op = vdsh_op "0100")	
	Updated Fig. 7.5.8 h Timing chart for short-circuit detection (register vdsl_op = vdsh_op "0110")	
	Updated Fig. 7.5.8 j Timing chart for short-circuit detection (register vdsl_op = vdsh_op "1000")	
	7.5.9. External MOSFET VGS overvoltage detection	
	Updated Fig. 7.5.9 c Operational chart for VGS overe detection 7.7 ABIST/LBIST	
	Fig. 7.7 b ABIST timing chart→Updated description of *2	
1.3	If VB undervoltage detection and VCC_OP undervoltage detection are not released at the start of	2021/10/06
	ABIST, the ABIST result will be abnormal.	
	7.9.3. Register map	
	7.9.3.2. OPSEL2 Write Address=04h / Read Address=84h→Added *1	
	7.0.0.2. Of GEEZ Wille Address Gally Reduces Gally Address Gally Address	
	7.9.3.11. FET_OPSEL Write Address=24h / Read Address=A4h→Added *1and*2	
	7.9.3.11. FET_OPSEL Write Address=24h / Read Address=A4h→Added *1and*2 7.9.3.15. AMP_CTRL Write Address=40h / Read Address=C0h→gain_amp_u/v/w	
	7.9.3.11. FET_OPSEL Write Address=24h / Read Address=A4h→Added *1and*2 7.9.3.15. AMP_CTRL Write Address=40h / Read Address=C0h→gain_amp_u/v/w Updated "101"=x30→x27.5 Added "110"=x27.5 Updated "111"=x1 →x27.5	
	7.9.3.11. FET_OPSEL Write Address=24h / Read Address=A4h→Added *1and*2 7.9.3.15. AMP_CTRL Write Address=40h / Read Address=C0h→gain_amp_u/v/w Updated "101"=x30→x27.5 Added "110"=x27.5 Updated "111"=x1 →x27.5 10. 8. Absolute maximum ratings (Ta = 25°C)	
	7.9.3.11. FET_OPSEL Write Address=24h / Read Address=A4h→Added *1and*2 7.9.3.15. AMP_CTRL Write Address=40h / Read Address=C0h→gain_amp_u/v/w Updated "101"=x30→x27.5 Added "110"=x27.5 Updated "111"=x1 →x27.5	



Specification	Specification changes	Dates of
Ver.		creation/change
	GAIN Gain5: updated x30 to x27.5  Slew rate: updated with descriptions for the respective voltages(VCC_OP=5V and 3.3V)	
	Input common mode voltage Updated min:-1.8V to -0.5V and max:2.0V to 0.5V	
	7.3.3 Check output voltage with 1x gain → Delete content	
	7.9.3 Register map 7.9.3.9. delete note about 32µs in T_ILIM	
	7.9.3.28. add DUMMY	
	8. absolute maximum ratings (Ta = 25°C) VCPH -0.3to40(DC),40to60( $\leq$ 1s) to -0.3to44.5(DC),44.5to60( $\leq$ 1s)	
	Input voltage: HUS, HVS, HWS -7to Vb+0.3 to -7to Vcph+0.3	
	LUS, LVS, LWS -7to Vb+0.3 to -7to Vcph+0.3	
	Input voltage: LUO, LVO, LWO -7to Vcpl+0.3 to -7to Vcph+0.3 Changed from Vout4≤20V to Vout4≤60V	
	Input current :	
	HUS, HVS, HWS lin1: 1.2A	
	AMPU_P, AMPV_P, AMPW_P, AMPU_N, AMPV_N, AMPW_N lin2: -0.5 to 2mA	
	Output current: HUO, HVO, HWO, LUO, LVO, LWO lout1: -10 to 20mA lout2: -1A	
	AMPU_O, AMPV_O, AMPW_O lout3: ±5mA	
	NDIAG, SO: lout4: ±10mA	
	Electrical Characteristics	
	3. Libertial Characteristics	
	Consumption current	
	Consumption current (Vb) lb1/ lb2/ lb3 → Pre-Driver output load: Rload=0Ω, Cload=15000pF Add Safety Relay output load: Rload=1.5kΩ, Cload=15000pF	
	Add Salety Nelay Sulput Isad. Nisad-1.5ktz, Gload-15000pi	
	Pre-Driver Circuit	
1.4	Output Resistor: SR10/SR20/SR30 Max changed from 600Ω to 650Ω	2022/09/49
1.4	Output resistor 1: HUO, HVO, HWO Rohh Max 12 $\Omega$ Output resistor 2: LUO, LVO, LWO Rolh Max 12 $\Omega$	2022/08/18
	Fig. 10 d Measurement circuit diagram (High side/Low side) Rload= $10\Omega$	
	Fig. 10 e Measurement circuit diagram Measurement circuit diagram (safety relay) deleted	
	Fig. 10 f Output current switching time, input propagation delay time timing chart → updated to switch control	
	Current detection circuit Settling time Time to converge to Rload=1kΩ. Cload=220pF output voltage ±2% was added to the	
	measurement conditions.	
	Added the input range where amplifier output can secure ±1% gain error when AMP*_P and AMP*_N	
	are short-circuited as a measurement condition and changed max. to 2.0V.  PSRR measurement condition was updated to "Input 1KHz to VCC_OP, but exclude the effect of	
	VREF" and "min" was updated to "-".	
	CMRR measurement condition: "Gain=15, Comvin=200mVp-p, 1KHz" was added. min was updated	
	to "-".	
	Abnormality Detection Circuit VDS detection input current of external MOSFET 1	
	I_vds1_Roff min:-650 typ:-400 max:-250	
	I_vds1_Ron min:4.5 typ:6.8 max:8.5 VDS detection input current 2	
	I_vds2_Roff min:-650 typ:-450 max:-250	
	I_vds2_Ron min:-8.5 typ:-6.8 max:-4.5	
	Dividing resistor current ratio for midpoint voltage generation → specified as Midpoint voltage divider ratio min. 0.4 typ. 0.5 max. 0.6	
	Talio Hill. 0.4 typ. 0.5 Hax. 0.0	
	10. application circuit example	
	Add external element constants  Absolute maximum ratings (Ta = 25°C)	
	Input Voltage HUS, HVS, HWS $\rightarrow$ Voltage between HUO-HUS, HVO-HVS, HWO-HWS $\leq$ 40V was	
	added.	
	Input Voltage LUS, LVS, LWS→Voltage between LUO-LUS, LVO-LVS, LWO- LWS ≦ 40V was added.	
1.5	added. Output Voltage HUO, HVO, HWO→Voltage between HUO-HUS, HVO-HVS, HWO-HWS ≦ 40V was	2022-10-31
	added.	
	Output Voltage LUO, LVO, LWO→Voltage between LUO-LUS, LVO-LVS, LWO- LWS ≤ 40V was	
	added. Input Voltage AMPU_P, AMPV_P, AMPW_P,AMPU_N, AMPV_N, AMPW_N Updated -7 to	



Specification Ver.	Specification changes	Dates of creation/changes
	Vb+0.3(DC) to -7 to 28(DC),28 to 40(≦1s) Deleted Vin5≦28V	
	Electrical characteristics Table Items Updated ratings to Operating voltage range Add " It is not recommended to use this product at Vb<3.6V all the time." outside the operating voltage range column.	
	Charge pump circuit Fig. 9 b Charge pump circuit timing chart NDIAG→Hi timing is changed to D_PRED_EN→Hi timing.	
	Pre-driver circuit Output voltage1 Test conditions of Voh1_2 "HUO(HVO, HWO) and HUS(HVS, HWS), HUS(HVS, HWS)=0V" was added. Output voltage2 Test conditions of Vol2 "LUS(LVS,LWS)=0V" was added. Output resistance1 Test conditions of Rohh Updated Iload = -50 mA Output resistance 2 Test conditions of Rolh Updated Iload = -50 mA	
	Output resistance SR1O/SR2O/SR3O Updated Min. $400\Omega$ to $350\Omega$ and Max $650\Omega$ to $750\Omega$ Deleted reference comments for Fig. 10-e in the measurement circuit	
	Current detection circuit GAIN: Updated Gain5 typ.27.5 to 27.4(Register map AMP_CTRL updated as well) Updated Fig9-i Slew rate timing Output	
	Abnormality detection circuit Filtering time for VCC_OP overvoltage detection Updated min. 13 to 12 VDS detection input current 1 for external MOSFET Added "HUI(HVI,HWI)=Lo" to the measurement conditions VDS detection input current 2 for external MOSFET Added "HUI(HVI,HWI)=Lo" to the measurement conditions	
	Threshold voltage for external MOSFET VDS detection high side→Added Applied pin External MOSFET VDS detection low side voltage threshold→Added Applied pin External MOSFET VGS overvoltage detection threshold→Added Applied pin Threshold for external MOSFET VGS overvoltage detection removal→Added Applied pin Frequency mutual comparison error detection coefficient Added in Remark "OSC_IF[MHz]/OSC_SM[MHz] or OSC_SM[MHz]/OSC_IF[MHz]"	
	Added in outside the table "A.U. is an abbreviation for Arbitrary Unit."  FEATURES AND BENEFITS	
1.6	AEC-Q100: (TBC) to Qualified ISO 26262 2nd edition Remove (TBC) Register Map DUMMY Corrected address 7ch to 7Ch.	2022-11-22
1.7	Pre-driver circuit Inhibited input changed from "Fig 7.2-b shows" to "Table 7.2-b shows"  8. Absolute maximum ratings Deleted Ta=25°C Outline drawing	2023-01-20
	Updated weight: 137.9mg (typ.)  General  Circuit diagram symbols in figures are compatible with new JIS standards.  3. FEATURES AND BENEFITS  Functional safety  Added Developed according to ISO 26262 2nd Ed. ASIL-D Capable.  7.9.3. Register map  7.9.3.14. AMP_CTRL Write Address=40h / Read Address=C0h  Deleted "110"=x27.4	
1.8	8. Absolute maximum ratings HS Updated -18 to 28(DC),2 to 40(≦1s) Updated Output Current lout1: ±20mA and lout2: ±1A	2023-07-24
	9.Electrical characteristics Charge pump circuit Output voltage Added maximum voltage 3xVB-1.5 in VB=4.5 to 5.5V and 5.5 to 7.0V Current detection circuit	
	Current detection circuit Coorrected Applied pin in Output voltage 1 The following items were corrected that (brackets) are design values	



Specification Ver.	Specification changes	Dates of creation/changes
	Input offset voltage temperature characteristic 1 Input offset voltage temperature characteristic 2 Reference voltage Reference temperature characteristic ALARM input circuit Corrected Fig.9-j Output signal from digital Filter (to be not detected → to be not )	



#### RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative or contact us via our website
- . Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE. USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

# TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION

https://toshiba.semicon-storage.com/