

# 100-V Class Two-step-oxide Field-Plate Trench MOSFET to Achieve Optimum RESURF Effect and Ultralow On-resistance

Kenya Kobayashi, Hiroaki Kato, Toshifumi Nishiguchi, Saya Shimomura, Tetsuya Ohno, Tatsuya Nishiwaki, Kikuo Aida, Kentaro Ichinoseki, Kohei Oasa and Yusuke Kawaguchi  
 Advanced Discrete Development Center, Toshiba Electronic Devices & Storage Corporation, Ishikawa, Japan  
 Email: kenya.kobayashi@toshiba.co.jp

**Abstract**—We propose a 100-V class two-step-oxide Field-Plate MOSFET (2-step FP-MOSFET), which is formed by two steps of thick-oxide to simplify the structure and fabrication process. By optimizing design parameters, we reveal the 2-step FP-MOSFET can achieve sufficient RESURF (Reduced Surface Field) effect and an ultralow specific on-resistance ( $R_{ON,A}$ ). Measurement results showed breakdown voltage of 109.9 V and the  $R_{ON,A}$  of 27.7 m $\Omega$ ·mm<sup>2</sup> with good process controllability. Moreover, as figure-of-merit of the 2-step FP-MOSFET,  $R_{ON} \cdot Q_g$  and  $R_{ON} \cdot Q_{sw}$  were reduced by 27.1% and 4.7%, respectively, compared with conventional one. Power loss estimation is also discussed by simple calculation.

**Keywords**—field plate, RESURF, shielded gate, oxide slope, figure-of-merit, power loss.

## I. INTRODUCTION

Field-plate trench MOSFETs (FP-MOSFETs) have been continuously developed for high efficiency and low energy consumption power electronics [1]–[9]. In particular, 100-V class MOSFETs are expected to be applied to 48-V input power converters and 48-V battery automobile systems. In the FP-MOSFET, vertical field plates inside trench have RESURF (Reduced Surface Field) effect in mesa region with high impurity concentration, so that tradeoff between breakdown voltage ( $V_B$ ) and specific on-resistance ( $R_{ON,A}$ ) is drastically improved. We have reported that multiple stepped oxide (MSO) FP-MOSFET can achieve an ultralow  $R_{ON,A}$  [10]. It was close to an ideal gradient field-plate structure in [11], however, in order to realize the structure, many additional process steps such as deposition and etching were needed.

In this study, we propose an advanced device structure, named 2-step FP-MOSFET, which is formed by two steps of thick-oxide and two steps of poly-silicon field-plate to simplify the structure and fabrication process. By optimizing plural design parameters, we reveal the 2-step FP-MOSFET can achieve sufficient RESURF effect and an ultralow  $R_{ON,A}$ . Moreover, we describe figure-of-merit (FOM) and power loss in comparison with conventional FP-MOSFET.

## II. DEVICE STRUCTURE AND DESIGN PARAMETERS

The device structures and significant design parameters for conventional, MSO and 2-step FP-MOSFETs are shown in Fig. 1(a)–(c). Those FP-MOSFETs apply the source field-plate structure, so-called the shielded-gate structure [7], to promise very low gate-drain charge ( $Q_{gd}$ ), instead of the gate

field-plate structure in previous work [10]. The most part of the  $V_B$  is determined by poly-silicon field-plate length  $L_{FP}$ , and the remaining part is shared by p-base/n-drift junction and trench bottom region. Field-plate oxide thickness  $t_{OX,t}$  and  $t_{OX,b}$  correspond to a position of top and bottom of the  $L_{FP}$ , respectively. Oxide-slope  $K$  is defined by

$$K = \frac{L_{FP}}{t_{OX,b} + \frac{L_{FP}}{\tan \alpha} - t_{OX,t}}, \quad (1)$$

where  $\alpha$  is trench angle. In particular, the  $t_{OX,b}$  and drift layer concentration ( $N_D$ ) are important to obtain an appropriate charge balance. An optimum charge density ( $Q_{Opt}$ ) in the mesa region against both sides' field-plates, is given by

$$Q_{Opt} = \frac{2E_y \epsilon_{Si}}{q}, \quad (2)$$

where  $E_y$  is average of the vertical electric field at the  $V_B$ ,  $\epsilon_{Si}$  is permittivity of silicon and  $q$  is elementary charge. To obtain the  $V_B$  over 100 V, the  $E_y$  is estimated to 2.5E5 ~ 3.5E5 V/cm by TCAD simulation. The relationship between the mesa width ( $W_{Mesa}$ ) and the  $N_D$  is expressed by

$$N_D = \frac{Q_{Opt}}{W_{Mesa}}. \quad (3)$$

When the  $W_{Mesa}$  is 1.0  $\mu$ m, the  $N_D$  is calculated to 3.2E16 ~ 4.5E16 /cm<sup>3</sup>.

Fig. 2(a)–(d) shows simulated 2-D potential contours and 1-D vertical electric field distributions along trench sidewall for conventional, MSO and 2-step FP-MOSFETs, at  $N_D = 3.0E16$  /cm<sup>3</sup>. Both of FP-MOSFETs indicate mostly uniform electric field distribution and obtain a sufficient  $V_B$  (112 ~ 117 V), on the contrary, the conventional one degrades  $V_B$ .




Fig. 1. Cross-sectional structures and significant design parameters of three kinds of FP-MOSFETs in this study. (a) Conventional FP-MOSFET, (b) MSO FP-MOSFET [10], and (c) 2-step FPMOSFET.




Fig. 2. Simulated 2-D potential contours for (a) conventional, (b) MSO and (c) 2-step FP-MOS FETs. (d) 1-D vertical electric field distributions along trench sidewall. ( $N_D = 3.0E16 / \text{cm}^3$ .)

### III. OPTIMUM DESIGN BY TCAD SIMULATION

As investigation of optimum design, we simulated  $N_D$  dependence of the  $V_B$  of both MSO ( $K = 6.9 \sim 15.5$ ) and 2-step ( $K = 6 \sim 26$ ) FP-MOSFETs, as shown in Fig. 3. The conventional FP-MOSFETs ( $K = 40$ ) are shown in each graph. The  $t_{\text{OX},b}$  is fixed to 600 nm, which can obtain approximately 110 V. It is found that peak  $V_B$  ( $V_{B,\text{peak}}$ ) is changed by the  $N_D$  and the  $K$ . The tendency is different in three kinds of FP-MOSFETs.

By redrawing the results in Fig. 3 into Fig. 4, it is found that the  $V_{B,\text{peak}}$  over 110 V can obtain at  $K = 10.2$  in the MSO FP-MOSFETs and at wide range of  $K = 6.9 \sim 26$  in the 2-step FP-MOSFETs (Fig. 4(a)). This is because there is existence of the point of inflection in the electric field distribution of the 2-step FP-MOSFET (Fig. 2(d)), therefore the  $V_B$  increases compared with the MSO FP-MOSFET even if the  $N_D$  is high. In addition, when “ $N_D$  at  $V_{B,\text{peak}}$ ” is around  $3.5E16 \sim 3.75E16 / \text{cm}^3$ , minimum  $R_{\text{ON},A}$  can achieve at  $K = 8 \sim 9.7$  in the 2-step FP-MOSFET (Fig. 4(b), “ $R_{\text{ON},A}$  at  $V_{B,\text{peak}}$ ”). This  $N_D$  is 1.5 times higher and the  $R_{\text{ON},A}$  is 21% lower than those of the conventional FP-MOSFET.




Fig. 4. Simulated oxide-slope  $K$  dependences of (a) peak breakdown voltage  $V_{B,\text{peak}}$ , and (b) “ $N_D$  at  $V_{B,\text{peak}}$ ” and “ $R_{\text{ON},A}$  at  $V_{B,\text{peak}}$ ” for conventional, MSO and 2-step FP MOSFETs ( $t_{\text{OX},b} = 600 \text{ nm}$ ).




Fig. 3. Simulated  $N_D$  dependences of  $V_B$  for (a) MSO FP-MOSFETs ( $K = 6.9 \sim 15.5$ ) and (b) 2-step FP-MOSFETs ( $K = 6 \sim 26$ ). Conventional FP-MOSFETs ( $K = 40$ ) are shown in each graph.




Fig. 5. Simulated  $W_{\text{Mesa}}$  dependences of  $V_{B,\text{peak}}$  and “ $N_D$  at  $V_{B,\text{peak}}$ ” for 2-step FP-MOSFETs. ( $t_{\text{OX},b} = 600 \text{ nm}$ ,  $K = 9.2$ )




Fig. 6. Simulated  $N_D$  and  $W_{\text{Cell}}$  dependences of  $R_{\text{ON},A}$  for 2-step ( $K = 9.2$ ) FP-MOSFETs. “ $N_D$  at  $V_{B,\text{peak}}$ ” for conventional and 2-step FP-MOSFETs are shown in x-axis.




Fig. 7. Simulated 3-D potential contours (black lines) and impact-ionization generation rate (color). (a) Without and (b) with termination trench.

Fig. 5 shows  $W_{\text{Mesa}}$  dependences of the  $V_{B,\text{peak}}$  and “ $N_D$  at  $V_{B,\text{peak}}$ ” for  $K = 9.2$ . By the results, we chose  $W_{\text{Mesa}} = 1.0 \mu\text{m}$  in a view point of ease of the fabrication process. As shown in Fig. 6, the  $R_{\text{ON},A}$  is monotonically decreased by the  $N_D$  increase and narrower  $W_{\text{Mesa}}$ .

In the FP-MOSFET chip design, the  $V_B$  in termination area has to be enough high and stable [12]. As shown in Fig. 7, it is confirmed that the termination trench layout in orthogonal direction of the gate trench is effective to improve the  $V_B$  in the 2-step FP-MOSFET by 3-D TCAD simulation.

#### IV. FABRICATION PROCESS

Representative process steps for the 2-step FP-MOSFET are shown in Fig. 8. (a) The trench of around 5.5- $\mu\text{m}$  depth is formed by reactive ion etching (RIE), and followed by first thick oxidation. (b) By using sacrificial layer inside the trench, the thick oxide is etched down to approximately half-depth of the trench, and followed by second thick oxidation. (c) Poly-silicon field-plate is formed by chemical vapor deposition (CVD) and RIE. (d) First interlayer oxide is filled in the trench by CVD and etched back to appropriate depth. (e) Gate oxidation and gate poly-silicon CVD are performed continuously. (f) The gate poly-silicon is etched. After that, following process steps such as p-base, n<sup>+</sup>-source, p<sup>+</sup>-body, second interlayer oxide, contact, surface metallization, wafer thinning and back-side metallization are performed.

TEM (Transmission Electron Microscope) photograph of a unit cell structure of fabricated 2-step FP-MOSFET is shown in Fig 9. To relax a strong stress inside the trench during the gate poly-silicon forming, U-shaped gate structure is applied.




Fig. 8. Representative process steps for 2-step FP-MOSFET. (a) Trench etching and first thick oxidation. (b) Sacrificial layer formation, oxide half-etching in upper region, and second thick oxidation. (c) Field-plate poly-silicon CVD. (d) First interlayer oxide CVD and etching. (e) Gate oxidation and gate poly-silicon CVD. (f) Gate poly-silicon etching.




Fig. 9. TEM photograph of fabricated 2-step FP-MOSFET (unit cell).

#### V. CHARACTERIZATION OF DEVELOPED FP-MOSFET

##### A. Breakdown Voltage and On-resistance

Deviation of the  $V_B$  in three case of the trench depth that are deep (5.9  $\mu\text{m}$ ), medium (5.5  $\mu\text{m}$ ) and shallow (5.1  $\mu\text{m}$ ), is shown in Fig. 10. In both  $N_D$  variation of  $\pm 10\%$  (Fig. 10(a)) and  $t_{\text{OX},b}$  variation of  $\pm 10\%$  (Fig. 10(b)), it was confirmed that the process controllability was very good. Average of  $V_B$  at drain current  $I_D = 10 \text{ mA}$  was 109.9 V and the standard deviation was 0.50 V, under the center design and the process condition.




Fig. 10. Measured  $V_B$  deviation regarding process variations of (a)  $N_D$  and (b)  $t_{\text{OX},b}$  of 2-step FP-MOSFETs, which was additionally evaluated in each trench depth (deep, medium and shallow).




Fig. 11. Measured  $R_{\text{ON}A}$  distribution of 2-step FP-MOSFETs fabricated by center design and process conditions.




Fig. 12. Measured temperature dependence of  $R_{\text{ON}}$  in SOP-8 package for conventional FP-MOSFET and 2-step FP-MOSFET.

Subsequently,  $R_{\text{ON}}$  packaged in SOP-8 was measured, under the condition of gate voltage  $V_{\text{GS}} = 10 \text{ V}$  and  $I_D = 30 \text{ A}$ . The  $R_{\text{ON}A}$  obtained by deduction of the package resistance indicated average value of 27.7  $\text{m}\Omega\cdot\text{mm}^2$  and good deviation of 0.46  $\text{m}\Omega\cdot\text{mm}^2$ , as shown in Fig. 11. This  $R_{\text{ON}A}$  of the 2-step FP-MOSFET is ultralow in ever reported 100-V class device and improved by 16.6% compared with that of the conventional FP-MOSFET. Moreover, as shown in Fig. 12, temperature coefficient of  $R_{\text{ON}A}$  (from 25 to 150 degrees C) was 1.83 and it was superior to 2.15 of the conventional FP-MOSFET. This is because the 2-step FP-MOSFET has lower drift resistance compared with the conventional FP-MOSFET.

##### B. Figure-of-Merit

When the 2-step FP-MOSFET is applied in high efficiency switching circuit, gate charge properties, i.e., gate-source charge ( $Q_{\text{gs}}$ ), gate-drain charge ( $Q_{\text{gd}}$ ), total gate charge ( $Q_{\text{g}}$ ) and output charge ( $Q_{\text{oss}}$ ), are very important. Moreover, as an indicator of the switching property,  $Q_{\text{sw}}$  is defined by sum of the  $Q_{\text{gs}}$  after threshold voltage and the  $Q_{\text{gd}}$ . Fig. 13 compares figure-of-merit ( $FOM$ ) of the conventional and the 2-step FP-MOSFET, under the conditions of  $V_{\text{DS}} = 50 \text{ V}$  and  $I_D = 35 \text{ A}$  as the gate charge measurement.



It was confirmed that  $R_{ON} \cdot Q_g$  and  $R_{ON} \cdot Q_{sw}$  were reduced by 27.1% and 4.7%, respectively, compared with those of the conventional device. The effect of the  $Q_g$  reduction includes modification of the gate-source insulating film structure in the fabricated device. On the other hand,  $R_{ON} \cdot Q_{oss}$  was increased. The  $Q_{oss}$  is calculated by voltage integral of drain-source capacitance  $C_{ds}$ . In the 2-step FP-MOSFET, the  $N_D$  was increased to improve the  $R_{ON}$ , so that depletion capacitance component of the  $C_{ds}$  was increased and it affected to the  $Q_{oss}$ . Thus, improvement of the tradeoff between  $R_{ON}$  and  $Q_{oss}$  is further challenge to realize ultimate power MOSFET.




Fig. 13. Comparison of figure-of-merit ( $FOM$ ) for conventional and 2-step FP-MOSFETs. Measurement conditions:  $V_{GS} = 10$  V and  $I_D = 30$  A for  $R_{ON}$ , and  $V_{DS} = 50$  V and  $I_D = 35$  A for gate charge.




Fig. 14. Comparison of power loss estimation for conventional and 2-step FP-MOSFETs. For both low-side and high-side in a half-bridge circuit are calculated in assumption of  $V_{IN} = 48$  V,  $I_D = 35$  A,  $V_{gs} = 10$  V,  $I_G = 1$  mA and  $f_{sw} = 100$  kHz.

### C. Power Loss Estimation

As simple estimation of power loss, we took account of a half-bridge circuit and calculated each component of the power loss: conduction loss ( $P_{CON}$ ), gate drive loss ( $P_{GD}$ ), switching loss ( $P_{SW}$ ) and output charge loss ( $P_{Qoss}$ ) by general formula [13]. Fig. 14 shows comparison of the power loss estimation for the conventional and the 2-step FP-MOSFETs. In assumption of the low-side, same die size was applied to both MOSFETs so that the 2-step FP-MOSFET had low- $R_{ON}$  advantage. For the high-side, same  $R_{ON}$  MOSFETs were used, thus die size of the 2-step FP-MOSFET became smaller. In addition, we assumed 48-V input, 35-A output, 100 kHz operation, and 75%/25% duty ratio for low-side/high-side. In the low-side switching, the power loss of the 2-step MOSFET was calculated as 2.91 W, which was 12.7% lower than that of the conventional device. In the high-side, although the reduction was only 2.8%, it showed the effect of  $R_{ON} \cdot Q_{sw}$ . The developed 2-step FP-MOSFET has advantage, especially in using as high current switching, due to the ultralow  $R_{ON}$ .

## VI. CONCLUSIONS

We proposed the advanced trench MOSFET, which has two steps of field-plate. By designing plural parameters, the 2-step FP-MOSFET achieved optimum RESURF effect and 1.5 times higher  $N_D$  compared with the conventional one. In the fabricated device, we confirmed superior tradeoff,  $V_B$  of 109.9 V and  $R_{ON}$  of 27.7 m $\Omega$ ·mm<sup>2</sup>. The measurement results also showed small deviation and good process controllability. Moreover,  $R_{ON} \cdot Q_g$  and  $R_{ON} \cdot Q_{sw}$  were reduced by 27.1% and 4.7%. The power loss was estimated to improve by 12.7% in the assumed half-bridge as low-side operation. The developed 2-step FP-MOSFET has advantage, especially in using as high current switching, due to the ultralow  $R_{ON}$ .

## ACKNOWLEDGMENT

The authors are grateful to T. Kawano for the first process design, Y. Oomuro for 3-D TCAD, T. Matsuda and Y. Himori for process engineering, T. Hishinuma and A. Tsuyuguchi for device measurement, W. Saito for useful discussion, and S. Jimbo and H. Kamijo for their encouragement.

## REFERENCES

- [1] Y. Baba, N. Matsuda, S. Yanagiya, S. Hiraki and S. Yasuda, "A study on a high blocking voltage UMOS-FET with a double gate structure," *Proc. of ISPSD '92*, pp. 300-302, 1992.
- [2] M. Kodama, E. Hayashi, Y. Nishibe and T. Uesugi, "Temperature characteristics of a new 100V rated power MOSFET, VLMOS (vertical LOCOS MOS)," *Proc. of ISPSD '04*, pp.463-466, 2004.
- [3] G. E. J. Koops, E. A. Hijzen, R. J. E. Huetting and M. A. A. in't Zandt, "Resurf stepped oxide (RSO) MOSFET for 85V having a record-low specific on-resistance," *Proc. of ISPSD '04*, pp.185-188, 2004.
- [4] A. Schlögl, F. Hirler, J. Ropohl, U. Hiller, M. Rösch, N. Soufi-Amlashi and R. Siemieniec, "A new robust power MOSFET family in the voltage range 80 V-150 V with superior low  $R_{DSon}$ , excellent switching properties and improved body diode," *European Conf. Power Electronics and Applications*, pp. 1-10, 2005.
- [5] M. A. Gajda, S. W. Hodgskiss, L. A. Mounfield and N. T. Irwin, "Industrialisation of resurf stepped oxide technology for power transistors," *Proc. of ISPSD '06*, pp.109-112, 2006.
- [6] P. Moens, F. Bauwens, B. Desoete, J. Baele, K. Vershinin, H. Ziad, E.M. Shankara Narayanan and M. Tack, "Record-low on-resistance for 0.35  $\mu$ m based integrated XtremeMOS™ Transistors," *Proc. of ISPSD '07*, pp. 57-60, 2007.
- [7] P. Goarin, G. E. J. Koops, R. van Dalen, C. L. Cam and J. Saby, "Split-gate resurf stepped oxide (RSO) MOSFETs for 25 V applications with record low gate-to-drain charge," *Proc. of ISPSD '07*, pp. 61-64, 2007.
- [8] K. Kobayashi, T. Yamaguchi, S. Tokuda, S. Tsuboi and H. Ninomiya "An 18V n-channel UMOSFET with super low on-resistance by using vertical resurf structure," *the Papers of Joint Technical Meeting, IEE Japan*, EDD-12-068, SPC-12-141, pp. 49-53, 2012. (In Japanese)
- [9] C. Park, S. Havanur, A. Shibib and K. Terrill, "60 V rating split gate trench MOSFETs having best-in-class specific resistance and figure-of-merit," *Proc. of ISPSD '16*, pp. 387-390, 2016.
- [10] K. Kobayashi, T. Nishiguchi, S. Katoh, T. Kawano and Y. Kawaguchi, "100 V class multiple stepped oxide field plate trench MOSFET aimed to ultimate structure realization," *Proc. of ISPSD '15*, pp. 141-144, 2015.
- [11] Y. Chen, Y. C. Liang and G. S. Samudra, "Theoretical analyses of oxide-bypassed superjunction power metal oxide semiconductor field effect transistor devices," *Japanese Journal of Applied Physics*, vol. 44, no. 2, pp. 847-856, February 2005.
- [12] Z. Hossain, G. Sabui, J. Sellers, B. Pratt and A. Salih, "3-D TCAD simulation to optimize the trench termination design for higher and robust  $BV_{DSS}$ ," *Proc. of ISPSD '16*, pp. 391-394, 2016.
- [13] R. Sodhi, S. Brown and D. Kinzer, "Integrated design environment for DC/DC converter FET optimization," *Proc. of ISPSD '99*, pp. 241-244, 1999.