

# Investigating the Highly Tolerant LDMOS Cell Array Design against the Negative Carrier Injection and the ESD Events

Kanako Komatsu, Daisuke Shinohara, Mariko Shimizu, Yoshiaki Ishii, Toshihiro Sakamoto, Koji Yonemura and Fumitomo Matsuoka


Toshiba Electronic Devices & Storage Corporation  
 580-1, Horikawa-Cho, Saiwai-Ku, Kawasaki, Kanagawa 212-8520, Japan,  
 E-mail: kanako.komatsu@toshiba.co.jp

**Abstract**—Optimum LDMOS array layout design is proposed which is tolerant against not only the negative carrier injection but also the ESD events. Both are indispensable features of the LDMOS, however, they have trade-off relation from cell array design point of view. Both characteristics are affected by N-guard ring resistance and its smaller value is better for negative carrier injection, but worse for ESD tolerance. The best structure in this study has increased allowable negative injection current by 40% compared to the reference structure, while TLP failure current ( $I_{t2}$ ) degradation was suppressed to only 9%, and total area increase was kept to less than 15%.


**Keywords**—LDMOS; cell array design; negative carrier injection; ESD events

## I. INTRODUCTION

Tolerance against a negative carrier injection is an important characteristics of power ICs. When the negative carriers are injected into the switching devices (Injector) drain, parasitic bipolar transistor turns on and minority carriers are injected into the



(a) N-guard ring-drain shorted structure



(b) N-guard ring-drain isolated structure

**Fig. 1:** Cross-sectional views of (a) drain-shortened structure and (b) drain-isolated structure of 18V NchLDMOS. Measurement conditions of negative carrier injection are shown in the figure. Parasitic bipolar transistors,  $Tr.C$  and  $Tr.A/Tr.B/Tr.C$  exist in each structure. N-guard ring related resistors,  $R_v$  and  $R_{NBL}$ . Definition is as follows,  $\alpha = I_{n_{sen}}/I_{d_{inj}}$ ,  $\alpha_A = I_{n_{inj}}/I_{d_{inj}}$ , and  $\alpha_C = I_{n_{sen}}/I_{n_{inj}}$ .

substrate, which results in undesirable influence on the surrounding devices (Sensor). To prevent the impact from the carrier injection, electrical device isolation by a deep trench and/or applying a heavy-doped substrate are effective, however, those are accompanied with process cost increase. As for a pn-junction isolation, to keep the device distance or to insert the N-guard ring ( $N_{gr}$ ) between the devices both increase a chip size. Many studies have been done to analyze and model the minority carrier injection into substrate [1-2]. Nevertheless, few papers are found which analyze the LDMOS array layout design against a parasitic

bipolar transistor. In this study, the optimum LDMOS array layout design is proposed which is tolerant against not only negative carrier injection but also the ESD events, both are indispensable features of the LDMOS.

## II. DEVICE STRUCTURES AND EXPERIMENT

Cross-sectional views of the studied structures are shown in Fig. 1. Parasitic bipolar transistor,  $Tr.C$  exists in  $N_{gr}$ -drain-shortened structure (Fig. 1(a)) and  $Tr.A/Tr.B/Tr.C$  are inherent in  $N_{gr}$ -drain-isolated structure (Fig. 1(b)). As for the drain-shortened structure, if the drain is biased negatively, the  $N_{gr}$  is biased simultaneously, so that both current are equivalent ( $I_{d_{inj}} = I_{n_{inj}}$ ). Thus the defined  $\alpha$  ( $I_{n_{sen}}/I_{d_{inj}}$ ) is equal to  $Tr.C$ 's  $\alpha_C$  ( $I_{n_{sen}}/I_{n_{inj}}$ ). Here, lower  $\alpha$  results in higher tolerance against negative carrier injection. On the contrary, for the drain-isolated structure,  $Tr.A$  lies between drain and  $N_{gr}$ , so that  $\alpha$  is described as a product of  $\alpha_C$  and  $Tr.A$ 's  $\alpha_A$  ( $I_{n_{inj}}/I_{d_{inj}}$ ), hence  $\alpha$  decreases drastically as shown in Fig. 2. It also indicates that wider  $N_{gr}$  decreases  $\alpha$  more due to  $Tr.B$  base width increase. In order to understand  $\alpha$  dependence on  $N_{gr}$  width in detail, 2D-TCAD simulation (Synopsys Sentaurus) was carried out (Fig. 3-5). Fig. 3 shows that  $I_{sub}$  of  $N_{gr} = 7 \mu\text{m}$  case is 2 to 6 order of magnitude larger than  $N_{gr} = 20 \mu\text{m}$  case at the same  $I_{d_{inj}}$ . Fig. 4 is the eCurrent density distributions. At  $I_{d_{inj}} = -100 \mu\text{A}$ , electron flows from Injector  $N_{gr}$  to Injector drain in both  $N_{gr}$  width cases. As the  $I_{d_{inj}}$  increases, the electron from Sensor  $N_{gr}$  starts to flow to Injector  $N_{gr}$ . This phenomenon was observed above  $I_{d_{inj}} = -1 \text{ mA}$  in  $N_{gr} = 7 \mu\text{m}$  case and  $-10 \text{ mA}$  in  $N_{gr} = 20 \mu\text{m}$  case. Fig. 5 shows the 1D profiles of the electrostatic potential of both structures. The voltage difference between Injector  $N_{gr}$  and P-substrate is always smaller in  $N_{gr} = 7 \mu\text{m}$  case compared to  $20 \mu\text{m}$  case, and the  $N_{gr}$ /P-substrate junction becomes forward-biased in  $N_{gr} = 7 \mu\text{m}$  case and emits minority carrier (electron) into the substrate, which behavior is not observed in  $N_{gr} = 20 \mu\text{m}$  case (Fig. 4). This different behavior is due to the  $N_{gr}$  resistance difference. The resistance of  $N_{gr} = 7 \mu\text{m}$  case is larger than  $20 \mu\text{m}$  case so that the  $N_{gr}$  voltage easily drops when electron flows inside the  $N_{gr}$ . Therefore, it is assumed that the parameter  $R_v$  ( $N_{gr}$  vertical resistance) has a relation with  $\alpha$ . Moreover,  $R_{NBL}$ , which is related to LDMOS's array size, also affects  $\alpha$ . To analyze the




Fig. 4: TCAD simulation results of eCurrent density distribution of drain-isolated structures. N-guard ring widths are  $7 \mu\text{m}$  and  $20 \mu\text{m}$ . Simulated conditions:  $I_{d_{inj}} = -100 \mu\text{A}$ ,  $-1 \text{ mA}$ , and  $-10 \text{ mA}$ ,  $V_{s_{inj}} = V_{n_{inj}} = V_{s_{sub}} = V_{n_{sen}} = V_{s_{sen}} = V_{d_{sen}} = 0\text{V}$ . Injector and sensor gates are omitted.




Fig. 2: Defined  $\alpha$  ( $=I_{n_{sen}}/I_{d_{inj}}$ ) characteristics of drain-shortened, drain-isolated structure (N-guard ring =  $7 \mu\text{m}$ ), and drain-isolated structure with wideN-guard ring (N-guard ring =  $20 \mu\text{m}$ ). Distance is defined in Fig. 1(a).






Fig. 3: Simulated curves of  $I_{sub}$  vs.  $I_{d_{inj}}$  of drain-isolated structures. N-guard ring widths are  $7 \mu\text{m}$  and  $20 \mu\text{m}$ . Simulated conditions:  $I_{d_{inj}} = -1 \times 10^{-5} \text{ A}$   $\sim$   $-1 \text{ A}$ ,  $V_{s_{inj}} = V_{n_{inj}} = V_{s_{sub}} = V_{n_{sen}} = V_{s_{sen}} = V_{d_{sen}} = 0\text{V}$ . Injector and sensor gates are omitted.



(a) Drain-isolated structure (N-guard ring =  $7 \mu\text{m}$ )



(b) Drain-isolated structure (N-guard ring =  $20 \mu\text{m}$ )

Fig. 5: 1D profiles of electrostatic potential of drain-isolated structures. N-guard ring widths: (a)  $7 \mu\text{m}$  and (b)  $20 \mu\text{m}$ . The profiles describe the electrostatic potential at dashed line in x-direction as shown in Fig. 4.

impact of  $R_v$  and  $R_{NBL}$ , various LDMOS cell array layouts, shown in Fig. 6, are studied. When measuring the negative carrier injection, sensor device locates on the left of the injector devices. Fig. 7 shows measured  $In_{sen}$  vs.  $Id_{inj}$  curve of a reference layout (No.1) and  $Id_i$  is defined as  $-Id_{inj}$  at  $In_{sen}=1 \mu A$ . Larger  $Id_i$  indicates smaller  $\alpha$  and leads to reduce the undesirable influence on the sensor device.

### III. RESULTS AND DISCUSSIONS

#### A. Negative Carrier Injection

Negative carrier injection dependence on LDMOS array design layout was studied in Fig. 8. Even for the same cell size of 3600 cells, each layout shows different  $Id_i$ . To understand the  $Id_i$  difference among the layouts, parameter focused on  $R_{NBL}$  is investigated, which is the maximum area of divided array ( $Area_{max}$ ). As shown in Fig. 9, there is a correlation between  $Id_i$  and  $Area_{max}$ . The larger  $Area_{max}$  results in the higher  $R_{NBL}$ , thus the NBL potential shifts negative, which turns on  $Tr.C$  easily and leads to  $Id_i$  decrease. Although in the same  $Area_{max}$  case, some layouts show different  $Id_i$ . For the further investigation,  $Area_N$  ( $N_{gr}$  area) dependence is evaluated as shown in Fig. 10. Smaller  $Area_N$  leads to higher  $Id_i$ .




Fig. 6: Measured LDMOS structures (3600 cell). Sensor is settled on the left side. Layout No.1 as a reference. N-guard ring widths are  $7 \mu m$  (No.11),  $15 \mu m$  (No.10), and  $20 \mu m$  (the others); and No.7 has  $40 \mu m$  - wide N-guard ring only at sensor side and the others have  $20 \mu m$ .




Fig. 7: Measured curve of  $Id_{inj}$  vs.  $In_{sen}$  of reference layout No.1. Defined  $Id_i$  as a current of  $-Id_{inj}$  when  $In_{sen}=1 \mu A$ .




Fig. 8: Dependence of  $Id_i$  on various LDMOS cell array layouts.




Fig. 9: Dependence of  $Id_i$  on  $Area_{max}$  (maximum area of divided array). Even though the  $Area_{max}$  of layout No.2, 9, 10, and 11 are equivalent, the  $Id_i$  differs among the layouts.




Fig. 10: Dependence of  $Id_i$  on the  $N_{factor}$  ( $Area_N/Area_{max}$ ). Layout No.11 is the exception, which has a high resistance at N+GR/NBL connection with narrow  $N_{gr}$ .

Fig. 11: Dependence of  $Id_i$  on the  $N_{factor}$  ( $Area_N/Area_{max}$ ). Layout No.11 is the exception, which has a high resistance at N+GR/NBL connection with narrow  $N_{gr}$ .

### B. ESD Events

The LDMOS also requires ESD tolerance, thus TLP measurement is studied as well (Fig. 12). As shown in Fig. 13, the TLP failure current,  $I_{t2}$ , tends to decrease as  $N_{factor}$  increases. Layout No.8 and 6 are the exceptions due to unbalanced division of the device array that accompanies with local current concentration. In the drain-isolated structure case,  $N_{gr}$  is open state during the TLP test, however,  $N_{gr}$  voltage ( $V_n$ ) influences the  $Tr.E$  (parasitic bipolar transistor) action [3]. Fig. 14 shows  $I_{t2}$  dependence on  $V_n$  evaluated for similar layout No.2 and 10. When the  $V_n = -0.3$  V/0 V, both layouts show low  $I_{t2}$  owing to  $Tr.E$  action, which turns on when  $V_n < V_s$ . As for  $V_n = 5$  V, high  $I_{t2}$  value achieved because  $Tr.E$  does not turn on. It is noted that  $I_{t2}$  depends on the layout in the  $N_{gr} = \text{open}$  condition (actual TLP condition). Layout No.10 keeps the same  $I_{t2}$  as  $V_n = 5$  V case, although layout No.2 shows  $I_{t2}$ , which is as low as  $V_n = -0.3$  V/0




Fig. 14:  $I_{t2}$  comparison of layout No.10 and No.2, with modifying  $N_{gr}$  voltage ( $V_n$ ) under TLP test. Both layouts have same  $Area_{max}$  and different  $Area_N$ .  $V_n = -0.3$  V/0 V/5 V and open (actual TLP condition).




Fig. 15: Dependence of  $I_{d1}$  ratio and  $I_{t2}$  ratio on total area ratio. Both values are normalized by the value of No.1 as a reference.

V case. It is considered that  $N_{gr}$  resistance is high enough in No.10 to shift  $V_n$  positive, so that the  $Tr.E$  does not turn on and  $I_{t2}$  remains higher. Lower  $N_{gr}$  resistance (higher  $N_{factor}$ ) is better for  $I_{d1}$ , though  $I_{t2}$  has an inflection point. In conclusion, totally considering the  $I_{d1}$ ,  $I_{t2}$ , and total area as shown in Fig. 15, layout No.10 is a suitable structure for injector, which has the sufficient





Fig. 12: Cross-sectional view of the drain-isolated 18V NchLDMOS. Measurement condition of TLP (pulse=100 ns). Parasitic bipolar transistors,  $Tr.D$  and  $Tr.E$  exist.

tolerance against both the negative carrier injection and the ESD events, which achieving minimum total area increase. Therefore, the LDMOS cell array layout has to be carefully designed by taking  $N_{factor}$  into consideration. In this study, new parameter  $N_{factor}$  is introduced and the suitable LDMOS cell array layout is proposed, which can realize the high tolerance against the negative carrier injection and the ESD events.

## IV. CONCLUSIONS



**Fig. 13:** Dependence of  $I_{t2}$  on  $N_{factor}$ . Layout No.8 and 6 are the exceptions due to unbalanced division of the device array that accompanies with local current concentration.

Optimum LDMOS array layout design is proposed which is tolerant against not only the negative carrier injection but also the ESD events. Both are indispensable features of the LDMOS, however, they have trade-off relation from cell array design point of view. Both characteristics are affected by N-guard ring resistance and its smaller value is better for negative carrier injection, but worse for ESD tolerance. In this study, suitable layout has been proposed, which has increased allowable negative injection current by 40% compared to the reference structure, while TLP failure current degradation was suppressed to only 9%, and total area increase was kept to less than 15%.

#### ACKNOWLEDGMENT

The authors would like to thank Dr. Kenya Kobayashi for his continuous encouragement and valuable support. The authors also express the deepest appreciation to the members of Japan Semiconductor Corporation for their continuous support of wafer production for this study.

#### REFERENCES

- [1] P. Buccella, C. Stefanucci, J. M. Sallese, and M. Kayal. IEEE Transactions on Power Electronics, 31(9):6586-6595, Sep., 2016.
- [2] M. Kollmitzer, M. Olbrich, and E. Barke, Proceeding of the 29<sup>th</sup> ISPSD, pp. 171-174, May, 2017.
- [3] K. Rajagopal, A. Concannon, P. Hower, F. Farbiz, A. Salman, J. Arch, and P. Elo, Proceeding of the IRPS, Apr., 2016.

\*Company names, product names, and service names may be trademarks of their respective companies