100 W Power Supply for LED Lighting

Design Guide

TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION
Table of Contents

1. **Introduction** ................................................................. 3
   1.1. Onboard Power MOSFET ...................................................... 3

2. **Circuit Design** ................................................................. 5
   2.1. AC Line Circuit Design .......................................................... 5
   2.2. Power Factor Collection (PFC) Circuit Design ............................. 7
   2.3. Constant Current Circuit Design .............................................. 14
1. Introduction

This Design Guide describes how to design the circuitry and layout of the 100 W Power Supply for LED Lighting (hereafter referred to as "this Power Supply"). Refer to the reference guide for the specifications, usage, and characteristic data of this power supply.

Even if the part number is indicated in the circuit diagram, it is not mounted on PCBs if it is indicated as "Not Mounted" in the bill of materials. A mounting location is provided on the PCB for constant value adjustment at the time of circuit design.

1.1. Onboard Power MOSFET

This power supply is expected to be used in lighting fixtures that require a larger amount of light and require more power than residential lighting, such as commercial facilities.

Such Lighting generally has a configuration where the power supply unit is independent of the lamp, and there is no need to reduce the thickness of the power supply unit to incorporate it into the lamp as in the case of home lighting, but a heat sink must be installed for heat dissipation. In view of the convenience of mounting the heat sink, we have chosen a through-hole type insulation package that eliminates the need for an insulating sheet and allows direct mounting of the heat sink.

This power supply consists of a PFC circuit and a flyback circuit. After boosting the input AC voltage to DC390 V (designed value), flyback circuit outputs a constant current of DC1.04 A. This section explains the reasons for selecting MOSFET used in the PFC-circuit and the flyback-circuit.

-MOSFET for PFCs

The PFC output voltage is 390 V. An element with the maximum rating of 600V is selected considering the surge voltage during switching caused by the effect of inductive component of the board and wiring and the derating with respect to the maximum rated voltage of MOSFET.

The loss caused by MOSFET has a steady-state loss caused by the on-resistance and a switching loss caused by the switching operation, and the steady-state loss depends on the on-resistance and the current of MOSFET. Generally, when a MOSFET with a lower on-resistance is selected, the steady-state loss can be reduced, but the switching loss has a trade-off relation and thus it increases.

The input current of the PFC-circuit of this power supply becomes maximum when the input voltage is the smallest i.e. AC90 V within the operating range and the output power is the largest i.e. 100 W. Since the input current (RMS value) at this time is approximately 1.34 A, therefore TK290A60Y is selected because of its on-resistance of 0.29 Ω (max.) with an emphasis on reducing switching loss.

-MOSFET for flyback circuitry

The PFC output voltage of 390 V is the input voltage of the flyback circuit. A voltage obtained by adding a flyback voltage of about 100 V to this 390 V is applied to the MOSFET. An element with the maximum rating of 650 V is selected considering the surge voltage at switching generated by the effect of inductive component of the board and wiring and the derating with respect to the maximum rated voltage of MOSFET. The input current of the flyback circuit is maximum when the output power is maximum i.e. 100 W. At this time, the input current is about 0.3 A, and therefore TK290A65Y is
selected because of its on-resistance of 0.29 Ω (max.) with an emphasis on reducing the switching loss as in the PFC-circuit.

**TK290A60Y**  
Used in PFC circuit  
\[ V_{\text{DSS}} = 600 \, \text{V}, \quad R_{\text{DS(ON)}} \, (\text{Max}) \, = \, 0.29 \, \Omega @V_{\text{GS}} = 10 \, \text{V}, \quad \text{TO-220SIS package (TO-220 insulated package)} \]  
A superjunction structure is adopted to achieve both high withstand voltage and low on-resistance.

**TK290A65Y**  
Used in flyback circuit  
\[ V_{\text{DSS}} = 650 \, \text{V}, \quad R_{\text{DS(ON)}} \, (\text{Max}) \, = \, 0.29 \, \Omega @V_{\text{GS}} = 10 \, \text{V}, \quad \text{TO-220SIS package (TO-220 insulated package)} \]  
A superjunction structure is adopted to achieve both high withstand voltage and low on-resistance.

An insulated package product is selected this time, although a non-insulated package can be selected if heat dissipation performance is of more importance. When mounting a non-insulated package on a heat sink, it is necessary to electrically insulate the heat sink by inserting an insulating sheet, etc., between the heat sink and the element. Please also refer to the following application notes for heat sink mounting.

*For Application Notes regarding Mounting MOSFET Heatsinks →*  

Toshiba has commercialized the high-voltage superjunction structural DTMOS series suitable for PFCs in AC-DC converters and primary-side switches. Products with the optimum on-resistance can be selected according to the power supply specifications, such as the output power. In addition to the through-hole type insulation packages used in this power supply, surface-mount type packages and through-hole type non-insulation packages are also available, therefore allowing the design of power supply unit with a height that meets the application specifications. Following is the line-up of 600 V and 650 V max. rated voltage (\(V_{\text{DSS}}\)) devices which are optimal for this type of application.

*Max. Rated Voltage 600 V DTMOS Series Product Lineup →*  

*Max. Rated Voltage 650 V DTMOS Series Product Lineup →*
2. Circuit Design

This section describes the key-points in circuit design of this power supply.

2.1. AC Line Circuit Design

Fig. 2.1 shows the AC line circuit and explains the basic design method.

![AC Line Circuit Diagram]

**Fuse**

Fuse (F1) is used to shut off the AC line when an excessive current flows through the AC line. Select a fuse using the AC line current RMS value (max). Calculate the AC line current RMS value (max) using the following equation.

\[
\text{AC Line Current RMS (max)} = \frac{\text{Maximum Power}}{\text{Power Supply Efficiency} \times \text{Power Factor} \times \text{AC Line Voltage RMS (min)}}
\]

The output specification of this power supply is 100 W output. Since the power supply efficiency of the PFC decreases when the AC line voltage is low, the AC line current RMS value (max) is calculated by setting the AC line voltage RMS value (min) to 90 V of the minimum value of the 100 V system.

Assuming that the input voltage (min RMS value) = 90 V, the maximum power = 100 W, the PFC power supply efficiency (\(\eta_1\)) = 93 %, the flyback power supply efficiency (\(\eta_2\)) = 90 %, and the power factor = 0.99, the AC line maximum current value (RMS value) of this power supply is approximately 1.34 A. Add margin to this power supply and use a 3.15 A fuse. When selecting a fuse, in addition to the above maximum current, it is necessary to consider the inrush current.
when the AC power is turned on, and whether the product has obtained the safety standards to be complied with, etc.

**Varistor**

Ceramic varistor (RV1) is used to protect the circuit from surge voltages due to inductive lightning, etc., are applied to the AC line. Select a varistor using the voltage value of the AC line. Since the maximum AC line voltage of this power supply is 264 V (RMS value) and 373 V (instantaneous value), a varistor with a maximum allowable circuit voltage of 320 V (AC RMS value) and a varistor voltage of 510 V is used with an added margin.

Select the product considering not only the maximum allowable circuit voltage and varistor voltage, but also the surge current withstand capacity and energy withstand capacity. In addition, since the varistor failure mode has many short modes, a fuse is used in front (input side of the AC line) of the varistor.

**X Capacitor Discharge Resistance**

X Capacitor (Cx) uses a resistor Rdis (R146-R149) for discharging. Set the resistance value to meet the safety standards. For example, if the safety standard that the system should comply with requires that the safety standard be less than or equal to the safety voltage (Vsafe) within t seconds after the AC plug is unplugged, to satisfy the standard even if the AC plug is unplugged when the AC line voltage is peaked, set the discharge resistance value that satisfies the following equation.

\[
R_{\text{dis}} < \frac{t}{C_x \times \ln \left( \frac{V_{\text{VinAC}} \times \sqrt{2}}{V_{\text{safe}}} \right)}
\]

Rdis is 3.6 MΩ or less when Cx is 0.3 μF, VinAC is the largest 264 V, Vsafe is 60 V, and t is 2 seconds. Rdis is assumed to be 1.88 MΩ (470 kΩ for R146-R149), taking into account variations in capacitance and resistances, and designed margins. In addition, the loss of resistance is as follows.

\[
R_{\text{loss}} = \frac{V_{\text{VinAC}}^2}{R_{\text{dis}}}
\]

In this case, the power loss (Rloss) in the discharging resistor Rdis is 148 mW. Reducing the resistance of the discharging resistor makes it easier to satisfy the safety standards, but care must be taken because the power loss (Rloss) of the resistor increases.

**EMI Countermeasure Parts**

Common mode choke (L2) is used to suppress common mode noise. In addition, X capacitors (C4, C8) are used to prevent differential noise. Since each noise level is affected by the PCB layout and the enclosure structure, change, delete, or add the aforementioned parts as necessary. Since this power supply does not have an enclosure, a Y capacitor is not installed. However, when designing a system with an enclosure, install a Y capacitor as a countermeasure against common mode noise. Note that while installing a Y capacitor, if the capacitance value is increased, the leakage current will increase. Therefore, confirm that safety standards are satisfied.
Inrush Current Suppressing Components

Resistor (R15) and relay (RY1) are used to suppress inrush current when AC power is turned on. When the AC power is turned on, the relay (RY1) is opened and the AC line current flows to the resistor (R15), thereby suppressing inrush current. After the AC power is turned on, the primary side 12 V power supply of the external power supply is detected and the relay (RY1) becomes conductive. When the relay (RY1) becomes conductive, the resistor (R15) is short-circuited, which reduces power loss during operation. The resistor (R15) must be selected to withstand inrush current. Also, check that the conditions and timing for opening and continuity of the relay (RY1) satisfy the required specifications.

Bridge Diode

A bridge diode (D4) is used for the rectifier diode. For selecting match the product ratings with the inrush current value and the maximum applied voltage.

2.2. Power Factor Collection (PFC) Circuit Design

To improve the power factor, PFC circuitry using Texas Instruments Critical Mode PFC Controller UCC28051 (PFC controller) is used. Fig. 2.2 shows the PFC circuit (PFC controller-peripheral) and explains the basic design method. For detailed designs of the surroundings, refer to the data sheet of the UCC28051 datasheet, related documents, etc.
Output Voltage

Set the output voltage (PFC_OUT) using the resistance values (of R1, R2, R9, R18, R23, R24, and R139). The PFC controller controls the output voltage (PFC_OUT) so that the output pin sense voltage (VO_SNS) divided by these resistors matches the internally referenced voltage (2.5 V) of the PFC controller. Calculate the output voltage (PFC_OUT) using the following equation. Fig. 2.3 shows the output voltage setting circuit.

\[
PFC_{OUT}(V) = \frac{2.5 \times (R1 + R2 + R9 + R18 + R23 + R24 + R139)}{R1}
\]

The set value of the output voltage (PFC_OUT) is approximately 390 V. In this case, the resistance value of R1 is 6.49 kΩ, the resistance value of R2, R9, R23, and R24 is 205 kΩ, the resistance value of R18 is 187 kΩ, and the resistance value R139 is 0 Ω.

Current Limiter

Set the current limiter level of the PFC circuit with the current detection resistors (R7 and R26). The PFC controller disables the gate drive signal (DRV) when the load current increases and the voltage value at the CS pin reaches the current limit threshold V_limit1. Fig. 2.4 shows the current limiter circuit.
Fig. 2.4 Current Limiter Circuit

Calculate the target set point (I_limit1) of the current limiter using the following equation.

\[ I_{\text{limit1}} = \frac{V_{\text{limit1}}}{R_{7} \parallel R_{26}} \]

Here (R7 || R26) is the equivalent resistance of two parallel resistor R7 and R26. If the current limit threshold V_limit1 is 1.7 V and the current detection resistance (R7 || R26) is 0.68 Ω, the current limiter level setting is 5.0 A.
Fig. 2.5 shows the gate drive circuit. Gate drive design affects power supply efficiency and EMI (noise). Generally, there is a trade-off between power efficiency and EMI (noise), and a balanced design is required.

To reduce EMI (noise), it is better to increase the resistance of the gate series resistors (R10, R12). The turn-on speed and turn-off speed of the MOSFET can be adjusted individually in the gate drive circuit, but if EMI (noise) is generated in either the turn-on or the turn-off, it is not necessary to change the resistance value of all the gate series resistors. To make the turn-on time slower, increase resistance R10 and to make the turn-off time slower, increase resistance R12.

Note that increasing the value of resistors (R10, R12) will reduce the switching speed of MOSFET, which may result in poor power-supply efficiency. Check that the power supply efficiency specification and heat dissipation specification satisfy the required specification.
Output Capacitor

The capacitance (C3, Cout1) of the output capacitor is calculated based on the hold-up time requirement. Fig. 2.6 shows the peripheral circuits of the output capacitor.

![Fig. 2.6 Output Capacitor Peripheral Circuit](image)

The hold-up time (Thold) is calculated by Cout1 and output voltage (Vout_PFC), the output voltage low limit voltage (Vmin), the maximum output power (Pout), and the flyback power efficiency (η2).

\[
Thold = Cout1 \times \frac{(Vout_{PFC}^2 - Vmin^2) \times \eta2}{2 \times Pout}
\]

When the capacitance (Cout1) is 150 μF, the output voltage (Vout_PFC) is 382 V, the output voltage low limit voltage (Vmin) is 300 V, the flyback power supply efficiency (η2) is 90 %, and the maximum output power (Pout) is 100 W, the hold-up time (Thold) is 37.7 ms.

In addition, when there is a required specification for the output ripple, set it by the following method.

1. Determine the capacitance of the output capacitor (Cout1) that meets the output ripple specifications.
2. Determine the capacitance of the output capacitor (Cout1) that satisfies the hold-up time.
3. Compare the capacitance values and use the larger value.

When selecting an output capacitor (Cout1), consider the tolerances and aging.
**Inductor**

The inductance (L) of inductor L1 is set using the following data.

1. Max. Output Power (Pout)
2. AC-Line Voltage RMS (VinAC)
3. Total power conversion efficiency of this power supply ($\eta_1 \times \eta_2$)
4. PFC output voltage (Vout_PFC)
5. Switching frequency ($f_{PWM1}$)

---

**Fig. 2.7 Inductor Peripheral Circuit**

Fig. 2.7 shows the inductor peripheral circuit. Calculate the inductance (L) using the following equation. Ripple current of the inductor ($\Delta I$) is twice the AC line peak input current (ACin_peak).

\[
ACin\_peak = \frac{Pout \times \sqrt{2}}{VinAC \times \eta_1 \times \eta_2}
\]

\[
\Delta I = ACin\_peak \times 2
\]

\[
L = \frac{(Vout\_PFC - \sqrt{2} \times VinAC) \times \eta_1 \times \eta_2 \times Vin^2}{2 \times f_{PWM1} \times Vout\_PFC \times Pout}
\]

When the maximum output power (Pout) is 100 W, the AC line voltage RMS (VinAC) is 90 V, the PFC power supply efficiency ($\eta_1$) is 93%, the flyback power supply efficiency ($\eta_2$) is 90%, the PFC output voltage (Vout_PFC) is 390 V, and the switching frequency ($f_{PWM1}$) is 65 kHz, the inductance (L) is calculated as 351μH. Set to 230μH in consideration of magnetic saturation caused by load current.

The peak current ($IL\_peak$) flowing through the inductor is calculated using the AC line peak input current (ACin_peak) from the following equation:

\[
IL\_peak = ACin\_peak \times 2
\]

Because the AC line peak input current (ACin_peak) is 1.88 A, the peak current ($IL\_peak$) setting is 3.76 A. Select an inductor that can allow at least 3.76 A.
**Switching Frequency**

Because the PFC controller is used for critical-mode control, the switching frequency (Fpwm1) is not fixed. The switching frequency (Fpwm1) is calculated by the following equation.

\[
F_{pwm1} = \frac{VinAC^2 \times \eta1 \times \eta2 \times (PFC_{OUT} - \sqrt{2} \times VinAC)}{2 \times L \times Pout \times Vout_{PFC}}
\]

Because the switching frequency (Fpwm1) increases as the load becomes lighter, the switching frequency (Fpwm1) becomes maximum when the output power supply is minimum (50 W). In this case, the switching frequency (Fpwm1) is 396 kHz, VinAC is 220 V, VOUT_PFC is 390 V, Pout is 50 W, \(\eta1\) is 93 %, and \(\eta2\) is 90 %.

**MOSFET Surge-Voltage Reduction Circuitry**

If surge voltage at turn-off of MOSFET (Q1) is an issue, install Snubber circuitry to reduce surge voltage (Fig. 2.8).

![Snubber Circuitry Diagram](image)

**Fig. 2.8 Snubber Circuitry**

Snubber circuitry is realized by R19-R22, C14, and C15. Snubber circuit absorbs the surge-voltage \(V_{srg}\) generated between the drain-source of Q1. At this time, the loss \(P_{d, Rsnb}\) generated by the resistor R19-R22 is as follows. \((C14 \parallel C15)\) is the equivalent capacitance of two serial capacitors C14 and C15.

\[
P_{d, Rsnb} = (C14 \parallel C15) \times \left(\frac{V_{srg}}{2}\right)^2 \times \left(\frac{F_{PWM1}}{2}\right)
\]

Snubber circuitry is not installed in this power supply. Check the surge voltage on the actual device and mount it as necessary.
2.3. Constant Current Circuit Design

Texas Instruments flyback controller UCC28060 (flyback controller) is used to implement 100 W constant-current circuitry. Basic design method is explained using the Fig. 2.9 which shows the constant current circuit (flyback controller peripheral). For detailed design of the surroundings, refer to the UCC28060 datasheet, related documents, etc.

Fig. 2.9 Constant Current Circuit (Flyback Controller Peripheral)
Fig. 2.10 Output Current Setting Circuit

Fig. 2.10 shows the output current setting circuit. Set the output current ($I_{\text{out}}$) of the constant current circuit with the resistor value of the external resistors (R133-R136), operational amplifier (IC103), and voltage reference (IC104). The operational amplifier (IC103) and R135 and R136 amplifies the voltage generated by the output current, R133 and R134. Then, flyback controller controls the current of the Photocoupler (DS100) so as to match this output voltage of IC103 and the reference voltage (VREF). The PWM controller controls MOSFET (Q101) depending on the amount of current fed back from the photocoupler (DS100) to keep the output current ($I_{\text{out}}$) constant. Calculate the output current ($I_{\text{out}}$) using the following equation.
Here \((R_{133} \parallel R_{134})\) is the equivalent resistance of two parallel resistor \(R_{133}\) and \(R_{134}\). The output current \((I_{\text{out}})\) is 1.04 A, when the resistance of \((R_{133} \parallel R_{134})\) is 0.5 \(\Omega\), the resistance of \(R_{135}\) is 120 \(k\Omega\), the resistance of \(R_{136}\) of 31.6 \(k\Omega\), and the reference voltage \((V_{\text{ref}})\) is 2.495 V.

Current Limiter

Fig. 2.11 shows the current limiter circuit. When the voltage at the CS pin of the flyback controller reaches the current limit threshold (1.25 V), the flyback controller controls the input-side bridge MOSFET to apply the current limit. The current limiter level \(I_{\text{limit}}\) is set by the current limit threshold (1.25 V), the resistance of the current sense resistors \((R_{117}, R_{137})\) and the external resistors \((R_{108}, R_{110})\). \(I_{\text{limit}}\) is calculated by the following equation.

\[
I_{\text{limit}} = \frac{1.25}{R_{117} \parallel R_{137}} \times \frac{R_{108} + R_{110}}{R_{108}}
\]

Here \((R_{117} \parallel R_{137})\) is the equivalent resistance of two parallel resistor \(R_{117}\) and \(R_{137}\). The current limiter level is 5.49 A, when the resistance of \((R_{117} \parallel R_{137})\) is 0.47 \(\Omega\), the resistance of \(R_{108}\) is 17.8 \(k\Omega\), and the resistance of \(R_{110}\) is 590 \(\Omega\).
To reduce EMI (noise), it is better to increase the resistance (R111, R112) of the gate-series resistors. The turn-on and turn-off speeds of MOSFET can be individually adjusted by the gate drive circuitry, therefore if EMI (noise) is present either on turn-on or turn-off, there is no need to change the resistances of all gate series resistors. Increase the resistance value of R112 to make the turn-on time slower, and increase the resistance value of R111 to make the turn-off time slower.

Note that increasing the resistor value (R111, R112) will reduce the switching speed of MOSFET, which may result in deterioration of the power supply efficiency. Check that the power supply efficiency specification and heat dissipation specification satisfy the required specification.

Transformer
The number of turns of the transformer is determined from the flyback voltage. Since a 650 V breakdown voltage product is being used for the switching element this time, thus after taking margin we take 80 % of this voltage to be the peak voltage value i.e. 520 V. Assuming that the PFC power supply output voltage is Vout_PFC, the output voltage is Vout, the number of turns on the primary side is Np, the number of turns on the secondary side is Ns, the forward voltage of the diode is Vf, and the margin on the secondary side is 150 %, the turn ratio (Np/Ns) is calculated by the following equation.

\[
\frac{N_p}{N_s} = \frac{650 \times 80\% - V_{out\_PFC}}{(V_{out} + V_f) \times 150\%}
\]

If the maximum value of the PFC power supply output voltage (Vout_PFC) is 410 V, the output voltage (Vout) is 100 V, and the forward voltage (Vf) of the diode is 1.2 V, then the winding ratio (Np/Ns) is 0.72.
Since this power supply generates an auxiliary power supply using a transformer, the ratio of turns of the auxiliary power supply is also calculated. Assuming that the auxiliary power supply voltage is Vaux and the transformer winding number for the auxiliary power supply is Nb, the winding ratio (Np/Nb) is calculated by the following equation.

$$\frac{N_p}{Nb} = \frac{N_p}{Ns} \times \frac{V_{out} + V_f}{Vaux}$$

If the auxiliary power supply voltage (Vaux) is 42 V, the winding ratio (Np/Nb) is 1.75.

Let's assume that the number of turns ratio (Np/Ns) is 0.8, the number of turns ratio (Np/Nb) is 1.8, and the number of turns Np:Ns:Nb is 40:50:22. Note that the secondary side has a total of 50 turns i.e. Ns, but the secondary side also needs to generate an auxiliary power supply in the same way as the input side, thus the secondary side winding outputs an auxiliary power generation signal from the 22 turns (the number of turns same as Nb). In addition, primary-secondary dielectric strength, winding temperature rise, magnetic flux saturation, core loss, etc. must be sufficiently considered. Refer to the Bill of Materials (RD034-BOM-01) for the specifications of the transformer used in this power supply.
Output Overvoltage Detection Circuit

**Fig. 2.13 Output Overvoltage Detection Circuit**

Fig. 2.13 shows the output overvoltage detection circuit. Set the overvoltage detection value \( V_{ovp} \) of the output using the turns \( N_s \) on the secondary side of the transformer (T1), the transformer turns \( N_b \) for the auxiliary power supply, the resistance value of the external resistors (R119, R121), and the Vf value of the rectifier diode (D105). The output voltage is monitored indirectly using the voltage generated in the auxiliary power supply generating winding. When the voltage value obtained by dividing the voltage generated in the auxiliary power generation winding by an external resistor reaches the overvoltage detection value \( V_{det}=3.75 \) V, the flyback controller stops switching operation. Output overvoltage \( V_{ovp} \) value can be calculated using the following equation:

\[
V_{ovp} = V_{det} \times \frac{R_{119} + R_{121}}{R_{119}} \times \frac{N_s}{N_b} - V_f
\]

If the resistance (R119) is 560 k\( \Omega \), the resistance (R121) is 56 k\( \Omega \), the number of turns \( N_s \) on the secondary side is 50, the transformer turns \( N_b \) for the auxiliary power supply is 22, and the Vf of the rectifier diode is 1.2 V, then the set value of overvoltage detection value \( V_{ovp} \) is 108.9 V.

Note that when directly monitoring the output voltage, an overvoltage detection circuit must be installed on the output side.
Terms of Use

This terms of use is made between Toshiba Electronic Devices and Storage Corporation ("We") and customers who use documents and data that are consulted to design electronics applications on which our semiconductor devices are mounted ("this Reference Design"). Customers shall comply with this terms of use. Please note that it is assumed that customers agree to any and all terms of use if customers download this Reference Design. We may, at its sole and exclusive discretion, change, alter, modify, add, and/or remove any part of this terms of use at any time without any prior notice. We may terminate this terms of use at any time and for any reason. Upon termination of this terms of use, customers shall destroy this Reference Design. In the event of any breach thereof by customers, customers shall destroy this Reference Design, and furnish us a written confirmation to prove such destruction.

1. Restrictions on usage
   1. This Reference Design is provided solely as reference data for designing electronics applications. Customers shall not use this Reference Design for any other purpose, including without limitation, verification of reliability.
   2. This Reference Design is for customer's own use and not for sale, lease or other transfer.
   3. Customers shall not use this Reference Design for evaluation in high or low temperature, high humidity, or high electromagnetic environments.
   4. This Reference Design shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.

2. Limitations
   1. We reserve the right to make changes to this Reference Design without notice.
   2. This Reference Design should be treated as a reference only. We are not responsible for any incorrect or incomplete data and information.
   3. Semiconductor devices can malfunction or fail. When designing electronics applications by referring to this Reference Design, customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of semiconductor devices could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Customers must also refer to and comply with the latest versions of all relevant our information, including without limitation, specifications, data sheets and application notes for semiconductor devices, as well as the precautions and conditions set forth in the "Semiconductor Reliability Handbook".
   4. When designing electronics applications by referring to this Reference Design, customers must evaluate the whole system adequately. Customers are solely responsible for all aspects of their own product design or applications. WE ASSUME NO LIABILITY FOR CUSTOMERS’ PRODUCT DESIGN OR APPLICATIONS.
   5. No responsibility is assumed by us for any infringement of patents or any other intellectual property rights of third parties that may result from the use of this Reference Design. No license to any intellectual property right is granted by this terms of use, whether express or implied, by estoppel or otherwise.
   6. THIS REFERENCE DESIGN IS PROVIDED "AS IS". WE (a) ASSUME NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (b) DISCLAIM ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO THIS REFERENCE DESIGN, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.

3. Export Control
   Customers shall not use or otherwise make available this Reference Design for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). This Reference Design may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of this Reference Design are strictly prohibited except in compliance with all applicable export laws and regulations.

4. Governing Laws
   This terms of use shall be governed and construed by laws of Japan.