

RD Number: RD138

RD Title: TB67S142HG Evaluation circuit BOM

Item No.	Designator	Quantity	Value	Part Number	Manufacturer	Description	Package	Not Mount
1	C1	1	0.1μF 100V	—	—	Chip capacitor	3.2mmX1.6mm	
2	C3	1	0.1μF 100V	—	—	Chip capacitor	3.2mmX1.6mm	
3	C4	1	100μF 50V	—	—	Electrolytic capacitor		
4	C5	0	0.1μF 100V	—	—	Chip capacitor	3.2mmX1.6mm	✓
5	C6	0	0.1μF 100V	—	—	Chip capacitor	3.2mmX1.6mm	✓
6	C7	0	0.1μF 100V	—	—	Chip capacitor	3.2mmX1.6mm	✓
7	C8	0	0.1μF 100V	—	—	Chip capacitor	3.2mmX1.6mm	✓
8	R_ERR	1	10kΩ 0.25W	—	—	Chip resistor	3.2mmX1.6mm	
9	R_ALM	1	10kΩ 0.25W	—	—	Chip resistor	3.2mmX1.6mm	
10	R_MO	1	10kΩ 0.25W	—	—	Leaded resistor		
11		2	Socket pin	—	—	Socket pin		
12	R4	0	Not mount	—	—	Leaded resistor		✓
13		0	Socket pin	—	—	Socket pin		✓
14	R_OSCM	1	10kΩ 0.25W	—	—	Leaded resistor		
15		2	Socket pin	—	—	Socket pin		
16	R_VRF1	1	2.5kΩ 0.25W	—	—	Leaded resistor		
17		2	Socket pin	—	—	Socket pin		
18	R_VRF2	1	2.5kΩ 0.25W	—	—	Leaded resistor		
19		2	Socket pin	—	—	Socket pin		
20	D1	1	CMZ36	CMZ36	TOSHIBA	Zener diode	M-FLAT	
21	DMODE1	1	Pin header 3P	—	—	Jumper		
22		1	Jumper socket	—	—	Short pin		
23	DMODE2	1	Pin header 3P	—	—	Jumper		
24		1	Jumper socket	—	—	Short pin		
25	RESET	1	Pin header 3P	—	—	Jumper		

26		1	Jumper socket	–	–	Short pin		
27		0	Pin header 3P	–	–	Jumper		✓
28		0	Jumper socket	–	–	Short pin		✓
29	ENABLE	1	Pin header 3P	–	–	Jumper		
30		1	Jumper socket	–	–	Short pin		
31	CW/CCW	1	Pin header 3P	–	–	Jumper		
32		1	Jumper socket	–	–	Short pin		
33	BREAK	1	Pin header 3P	–	–	Jumper		
34		1	Jumper socket	–	–	Short pin		
35	JP_VCC	1	Pin header 3P	–	–	Jumper		
36		1	Jumper socket	–	–	Short pin		
37	VCC	1	Check terminal	–	–	Logic pin		
38	ERR	1	Check terminal	–	–	Check pin		
39	ALM	1	Check terminal	–	–	Check pin		
40	CW/CCW	1	Check terminal	–	–	Logic pin		
41	DMODE1	1	Check terminal	–	–	Logic pin		
42	DMODE2	1	Check terminal	–	–	Logic pin		
43	MO	1	Check terminal	–	–	Check pin		
44	BREAK	1	Check terminal	–	–	Logic pin		
45	RESET	1	Check terminal	–	–	Logic pin		
46	CLK	1	Check terminal	–	–	Logic pin		
47	ENABLE	1	Check terminal	–	–	Logic pin		
48	VREF	1	Check terminal	–	–	Logic pin		
49	OSCM	1	Check terminal	–	–	Logic pin		
50	VM	1	Check terminal	–	–	Logic pin		
51	VM	1	Check terminal	–	–	Logic pin		
52	VCOM	1	Check terminal	–	–	Logic pin		
53	OUT_A+	1	Check terminal	–	–	Logic pin		
54	OUT_A-	1	Check terminal	–	–	Logic pin		
55	OUT_B-	1	Check terminal	–	–	Logic pin		
56	OUT_B+	1	Check terminal	–	–	Logic pin		
57	VDD	1	Check terminal	–	–	Logic pin		
58	GND	1	Check terminal	–	–	Logic pin		
59	GND	1	Check terminal	–	–	Logic pin		

Terms of Use

This terms of use is made between Toshiba Electronic Devices and Storage Corporation ("We") and customers who use documents and data that are consulted to design electronics applications on which our semiconductor devices are mounted ("this Reference Design"). Customers shall comply with this terms of use. Please note that it is assumed that customers agree to any and all this terms of use if customers download this Reference Design. We may, at its sole and exclusive discretion, change, alter, modify, add, and/or remove any part of this terms of use at any time without any prior notice. We may terminate this terms of use at any time and for any reason. Upon termination of this terms of use, customers shall destroy this Reference Design. In the event of any breach thereof by customers, customers shall destroy this Reference Design, and furnish us a written confirmation to prove such destruction.

1. Restrictions on usage

1. This Reference Design is provided solely as reference data for designing electronics applications. Customers shall not use this Reference Design for any other purpose, including without limitation, verification of reliability.
2. This Reference Design is for customer's own use and not for sale, lease or other transfer.
3. Customers shall not use this Reference Design for evaluation in high or low temperature, high humidity, or high electromagnetic environments.
4. This Reference Design shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.

2. Limitations

1. We reserve the right to make changes to this Reference Design without notice.
2. This Reference Design should be treated as a reference only. We are not responsible for any incorrect or incomplete data and information.
3. Semiconductor devices can malfunction or fail. When designing electronics applications by referring to this Reference Design, customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of semiconductor devices could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Customers must also

refer to and comply with the latest versions of all relevant our information, including without limitation, specifications, data sheets and application notes for semiconductor devices, as well as the precautions and conditions set forth in the "Semiconductor Reliability Handbook".

4. When designing electronics applications by referring to this Reference Design, customers must evaluate the whole system adequately. Customers are solely responsible for all aspects of their own product design or applications. WE ASSUME NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.

5. No responsibility is assumed by us for any infringement of patents or any other intellectual property rights of third parties that may result from the use of this Reference Design. No license to any intellectual property right is granted by this terms of use, whether express or implied, by estoppel or otherwise.

6. THIS REFERENCE DESIGN IS PROVIDED "AS IS". WE (a) ASSUME NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (b) DISCLAIM ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO THIS REFERENCE DESIGN, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.

3. Export Control

Customers shall not use or otherwise make available this Reference Design for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). This Reference Design may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of this Reference Design are strictly prohibited except in compliance with all applicable export laws and regulations.

4. Governing Laws

This terms of use shall be governed and construed by laws of Japan.