

RD Number: RD133

RD Title: TB6600HG Evaluation circuit BOM

Item No.	Designator	Quantity	Value	Part Number	Manufacturer	Description	Package	Not Mount
1	C_VREG	1	0.1μF 100V	—	—	Chip capacitor		
2	C_VCC2	1	0.1μF 100V	—	—	Chip capacitor		
3	C_VRFA	0	0.1μF 100V	—	—	Chip capacitor		✓
4	C_VREF	1	0.1μF 100V	—	—	Chip capacitor		
5	C_VCC1	1	100μF 50V	—	—	Electrolytic capacitor		
6	C_VDD	0	10μF 25V	—	—	Electrolytic capacitor		✓
7	CON2, COM3	2	Terminal block 2P	—	—	Terminal block		
8	OUT2B	1	Check terminal	—	—	Logic pin		
9	OUT1B	1	Check terminal	—	—	Logic pin		
10	OUT2A	1	Check terminal	—	—	Logic pin		
11	OUT1A	1	Check terminal	—	—	Logic pin		
12	NFA	0	Check terminal	—	—	Logic pin		✓
13	NFB	0	Check terminal	—	—	Logic pin		✓
14	Vreg	1	Check terminal	—	—	Logic pin		
15	VDD	1	Check terminal	—	—	Logic pin		
16	VCC	1	Check terminal	—	—	Logic pin		
17	ALERT	1	Check terminal	—	—	Logic pin		
18	TQ	1	Check terminal	—	—	Logic pin		
19	Latch/Auto	2	Check terminal	—	—	Logic pin		
20	Vref	1	Check terminal	—	—	Logic pin		
21	M1	1	Check terminal	—	—	Logic pin		
22	M2	1	Check terminal	—	—	Logic pin		
23	M3	1	Check terminal	—	—	Logic pin		
24	ENABLE	1	Check terminal	—	—	Logic pin		
25	RESET	1	Check terminal	—	—	Logic pin		
26	CLK	1	Check terminal	—	—	Logic pin		

27	CW/CCW	1	Check terminal	—	—	Logic pin		
28	OSC	1	Check terminal	—	—	Logic pin		
29	MO	1	Check terminal	—	—	Logic pin		
30	GND1	1	Check terminal	—	—	Logic pin		
31	GND2	1	Check terminal	—	—	Logic pin		
32	GND3	1	Check terminal	—	—	Logic pin		
33	GND4	1	Check terminal	—	—	Logic pin		
34	GND5	1	Check terminal	—	—	Logic pin		
35	GND6	1	Check terminal	—	—	Logic pin		
36	GND7	1	Check terminal	—	—	Logic pin		
37	GND8	1	Check terminal	—	—	Logic pin		
38	GND9	1	Check terminal	—	—	Logic pin		
39	JP_VREG	1	Pin header 3P	—	—	Jumper		
40		1	Jumper socket	—	—	Short pin		
41	R_ALERT	1	100k Ω 0.25W	—	—	Chip resistor		
42	R_MO	1	100k Ω 0.25W	—	—	Chip resistor		
43	R_OSC	2	Socket pin	—	—	Socket pin		
44		1	51k Ω 0.25W	—	—	Leaded resistor		
45		0	51k Ω	—	—	Chip resistor	3.2mm×1.6mm	✓
46	R_VRF1	2	Socket pin	—	—	Socket pin		
47		0	Not mount	—	—	Leaded resistor		✓
48	R_VRF2	2	Socket pin	—	—	Socket pin		
49		0	Not mount	—	—	Leaded resistor		✓
50	R_VRF3	0	Socket pin	—	—	Socket pin		✓
51		0	Not mount	—	—	Leaded resistor		✓
52	R_VRF4	0	Socket pin	—	—	Socket pin		✓
53		0	Not mount	—	—	Leaded resistor		✓
54	RRSA	1	0.22 Ω 1W	—	—	Chip resistor		
55		0	0.22 Ω 1W	—	—	Leaded resistor		✓
56	RRSB	1	0.22 Ω 1W	—	—	Chip resistor		
57		0	0.22 Ω 1W	—	—	Leaded resistor		✓
58	SW3	1	Pin header 3P	—	—	Jumper		
59		1	Jumper socket	—	—	Short pin		
60	SW4	1	Pin header 3P	—	—	Jumper		

Terms of Use

This terms of use is made between Toshiba Electronic Devices and Storage Corporation ("We") and customers who use documents and data that are consulted to design electronics applications on which our semiconductor devices are mounted ("this Reference Design"). Customers shall comply with this terms of use. Please note that it is assumed that customers agree to any and all this terms of use if customers download this Reference Design. We may, at its sole and exclusive discretion, change, alter, modify, add, and/or remove any part of this terms of use at any time without any prior notice. We may terminate this terms of use at any time and for any reason. Upon termination of this terms of use, customers shall destroy this Reference Design. In the event of any breach thereof by customers, customers shall destroy this Reference Design, and furnish us a written confirmation to prove such destruction.

1. Restrictions on usage

1. This Reference Design is provided solely as reference data for designing electronics applications. Customers shall not use this Reference Design for any other purpose, including without limitation, verification of reliability.
2. This Reference Design is for customer's own use and not for sale, lease or other transfer.
3. Customers shall not use this Reference Design for evaluation in high or low temperature, high humidity, or high electromagnetic environments.
4. This Reference Design shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.

2. Limitations

1. We reserve the right to make changes to this Reference Design without notice.
2. This Reference Design should be treated as a reference only. We are not responsible for any incorrect or incomplete data and information.
3. Semiconductor devices can malfunction or fail. When designing electronics applications by referring to this Reference Design, customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of semiconductor devices could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Customers must also

refer to and comply with the latest versions of all relevant our information, including without limitation, specifications, data sheets and application notes for semiconductor devices, as well as the precautions and conditions set forth in the "Semiconductor Reliability Handbook".

4. When designing electronics applications by referring to this Reference Design, customers must evaluate the whole system adequately. Customers are solely responsible for all aspects of their own product design or applications. WE ASSUME NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
5. No responsibility is assumed by us for any infringement of patents or any other intellectual property rights of third parties that may result from the use of this Reference Design. No license to any intellectual property right is granted by this terms of use, whether express or implied, by estoppel or otherwise.
6. THIS REFERENCE DESIGN IS PROVIDED "AS IS". WE (a) ASSUME NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (b) DISCLAIM ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO THIS REFERENCE DESIGN, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.

3. Export Control

Customers shall not use or otherwise make available this Reference Design for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). This Reference Design may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of this Reference Design are strictly prohibited except in compliance with all applicable export laws and regulations.

4. Governing Laws

This terms of use shall be governed and construed by laws of Japan.