

**TOSHIBA**

**TOSHIBA TX04 Peripheral Driver  
User Guide  
(TPMPM440)**

Ver 1

Sep, 2017

**TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION**

CMDR-M440UG-01E

## **RESTRICTIONS ON PRODUCT USE**

- DO NOT USE THIS SOFTWARE WITHOUT THE SOFTWARE LISENCE AGREEMENT.

© 2017 Toshiba Electronic Devices & Storage Corporation

# Index

1.	Introduction .....	1
2.	Organization of TOSHIBA TX04 Peripheral Driver .....	1
3.	ADC .....	3
3.1	Overview .....	3
3.2	API Functions.....	3
3.2.1	Function List .....	3
3.2.2	Detailed Description.....	4
3.2.3	Function Documentation.....	4
3.2.4	Data Structure Description.....	21
4.	CG .....	24
4.1	Overview .....	24
4.2	API Functions.....	25
4.2.1	Function List .....	25
4.2.2	Detailed Description.....	26
4.2.3	Function Documentation.....	26
4.2.4	Data Structure Description.....	54
5.	DAC .....	56
5.1	Overview .....	56
5.2	API Functions.....	56
5.2.1	Function List .....	56
5.2.2	Detailed Description.....	56
5.2.3	Function Documentation.....	56
5.2.4	Data Structure Description.....	58
6.	DMAC .....	59
6.1	Overview .....	59
6.2	API Functions.....	59
6.2.1	Function List .....	59
6.2.2	Detailed Description.....	60
6.2.3	Function Documentation.....	60
6.2.4	Data Structure Description.....	75
7.	EPHC.....	81
7.1	Overview .....	81
7.2	API Functions.....	81
7.2.1	Function List .....	81
7.2.2	Detailed Description.....	82
7.2.3	Function Documentation.....	82
7.2.4	Data Structure Description.....	93
8.	ESIO .....	97
8.1	Overview .....	97
8.2	API Functions.....	97
8.2.1	Function List .....	97

8.2.2 Detailed Description.....	98
8.2.3 Function Documentation.....	98
8.2.4 Data Structure Description.....	113
9. EXB .....	116
9.1 Overview .....	116
9.2 API Functions.....	116
9.2.1 Function List .....	116
9.2.2 Detailed Description.....	117
9.2.3 Function Documentation.....	117
9.2.4 Data Structure Description.....	120
10. FC .....	123
10.1 Overview .....	123
10.2 API Functions.....	123
10.2.1 Function List .....	123
10.2.2 Detailed Description.....	123
10.2.3 Function Documentation.....	124
10.2.4 Data Structure Description.....	129
11. FUART .....	130
11.1 Overview .....	130
11.2 API Functions.....	130
11.2.1 Function List .....	130
11.2.2 Detailed Description.....	131
11.2.3 Function Documentation.....	131
11.2.4 Data Structure Description.....	143
12. GPIO .....	145
12.1 Overview .....	145
12.2 API Functions.....	145
12.2.1 Function List .....	145
12.2.2 Detailed Description.....	146
12.2.3 Function Documentation.....	146
12.2.4 Data Structure Description.....	168
13. KSCAN .....	170
13.1 Overview .....	170
13.2 API Functions.....	170
13.2.1 Function List .....	170
13.2.2 Detailed Description.....	170
13.2.3 Function Documentation.....	171
13.2.4 Data Structure Description.....	179
14. KWUP.....	180
14.1 Overview .....	180
14.2 API Functions.....	180
14.2.1 Function List .....	180
14.2.2 Detailed Description.....	180

14.2.3 Function Documentation.....	181
14.2.4 Data Structure Description.....	182
15. PHC.....	185
15.1 Overview .....	185
15.2 API Functions.....	185
15.2.1 Function List .....	185
15.2.2 Detailed Description.....	186
15.2.3 Function Documentation.....	186
15.2.4 Data Structure Description.....	194
16. RTC.....	196
16.1 Overview .....	196
16.2 API Functions.....	196
16.2.1 Function List .....	196
16.2.2 Detailed Description.....	197
16.2.3 Function Documentation.....	198
16.2.4 Data Structure Description.....	218
17. SBI.....	220
17.1 Overview .....	220
17.2 API Functions.....	220
17.2.1 Function List .....	220
17.2.2 Detailed Description.....	221
17.2.3 Function Documentation.....	221
17.2.4 Data Structure Description.....	228
18. TMRB .....	231
18.1 Overview .....	231
18.2 API Functions.....	231
18.2.1 Function List .....	231
18.2.2 Detailed Description.....	232
18.2.3 Function Documentation.....	232
18.2.4 Data Structure Description.....	247
19. TMRC .....	250
19.1 Overview .....	250
19.2 API Functions.....	250
19.2.1 Function List .....	250
19.2.2 Detailed Description.....	250
19.2.3 Function Documentation.....	251
19.2.4 Data Structure Description.....	258
20. TMRD .....	260
20.1 Overview .....	260
20.2 API Functions.....	261
20.2.1 Function List .....	261
20.2.2 Detailed Description.....	261
20.2.3 Function Documentation.....	262

20.2.4 Data Structure Description.....	276
21. SIO/UART .....	279
21.1 Overview .....	279
21.2 API Functions.....	279
21.2.1 Function List .....	279
21.2.2 Detailed Description.....	280
21.2.3 Function Documentation.....	281
21.2.4 Data Structure Description.....	300
22. WDT .....	304
22.1 Overview .....	304
22.2 API Functions.....	304
22.2.1 Function List .....	304
22.2.2 Detailed Description.....	304
22.2.3 Function Documentation.....	305
22.2.4 Data Structure Description.....	308
23. PSC .....	309
23.1 Overview .....	309
23.2 API Functions.....	309
23.2.1 Function List .....	309
23.2.2 Detailed Description.....	310
23.2.3 Function Documentation.....	311
23.2.4 Data Structure Description.....	335

## 1. Introduction

TOSHIBA TX04 Peripheral Driver is a set of drivers for all peripherals found on the TOSHIBA TX04 series micro controllers. TMPM440 Peripheral Driver is an important part of TOSHIBA TX04 Peripheral Driver, which are designed for TMPM440 MCU.

TOSHIBA TX04 Peripheral Driver contains a collection of macros, data types, and structures for each peripheral.

The design goals of TOSHIBA TMPM440 Peripheral Driver:

- Completely written in C except the start-up routine and where not possible
- Cover all the peripherals on MCU

## 2. Organization of TOSHIBA TX04 Peripheral Driver

### **/Libraries**

This folder contains all CMSIS files and TMPM440 Peripheral Drivers.

### **/Libraries/TX04\_CMSIS**

This folder contains the TMPM440 CMSIS files: device peripheral access layer and core peripheral access layer.

### **/Libraries/TX04\_Periph\_Driver**

This folder contains all the source code of the drivers, the core of TOSHIBA TMPM440 Peripheral Driver.

### **/Libraries/TX04\_Periph\_Driver/inc**

This folder contains all the header files of TMPM440 Peripheral Drivers for each peripheral.

### **/Libraries/TX04\_Periph\_Driver/src**

This folder contains all the source files of TMPM440 Peripheral Drivers for each peripheral.

### **/Project**

This folder contains template project and examples for using TMPM440 Peripheral Driver.

### **/Project/Template**

This folder contains template project of TOSHIBA TMPM440 Peripheral Driver.

### **/Project/Examples**

This folder contains a set of examples for using TMPM440 Peripheral Driver

## /Utilities/TMPM440-EVAL

This folder contains the configuration and driver files for hardware resources (e.g. led, key) on Toshiba TMPM440-EVAL board.

## 3. ADC

### 3.1 Overview

A 12-bit, sequential-conversion analog/digital converter (A/D converter) is built into TMPM440. This A/D converter is equipped with 8 analog input channels in unit A and unit B, and 4 analog input channels in unit C.

These analog input channels are also used as input ports.

The 12-bit AD converter has the following features:

1. Start normal AD conversion and top-priority AD conversion by software activation, 16-bit time (TMRB) activation or hardware activation with an external trigger input.
2. AD conversion in 4 different modes:
  - Fixed-channel single conversion mode
  - Channel scan single conversion mode
  - Fixed-channel repeat conversion mode
  - Channel scan repeat conversion mode
3. Normal / Top-priority AD conversion completion interrupt
4. Normal / Top-priority AD conversion completion / busy flag
5. AD monitor function

When the AD monitor function is enabled, an interrupt is generated if any comparison result is matched.

The ADC API provides a set of functions for using the TMPM440 ADC modules. It includes ADC channel set, mode set, monitor function set, interrupt set, ADC status read, ADC result value read and so on.

This driver is contained in TX04\_Pерiph\_Driver\src\tmpm440\_adc.c (\*), with TX04\_Pерiph\_Driver\inc\tmpm440\_adc.h (\*) containing the API definitions for use by applications.

### 3.2 API Functions

#### 3.2.1 Function List

- ◆ void ADC\_SWReset(TSB\_AD\_TypeDef \* ADx);
- ◆ void ADC\_SetClk(TSB\_AD\_TypeDef \* ADx, uint32\_t Sample\_HoldTime, uint32\_t Prescaler\_Output);

- ◆ void ADC\_Start(TSB\_AD\_TypeDef \* ADx);
- ◆ void ADC\_SetScanMode(TSB\_AD\_TypeDef \* ADx, FunctionalState NewState);
- ◆ void ADC\_SetRepeatMode(TSB\_AD\_TypeDef \* ADx, FunctionalState NewState);
- ◆ void ADC\_SetINTMode(TSB\_AD\_TypeDef \* ADx, uint8\_t INTMode);
- ◆ void ADC\_SetInputChannel(TSB\_AD\_TypeDef \* ADx, uint8\_t InputChannel);
- ◆ void ADC\_SetScanChannel(TSB\_AD\_TypeDef \* ADx, uint8\_t StartChannel, uint8\_t Range);
- ◆ void ADC\_SetVrefCut(TSB\_AD\_TypeDef \* ADx, uint8\_t VrefCtrl);
- ◆ void ADC\_SetIdleMode(TSB\_AD\_TypeDef \* ADx, FunctionalState NewState);
- ◆ void ADC\_SetVref(TSB\_AD\_TypeDef \* ADx, FunctionalState NewState);
- ◆ void ADC\_SetInputChannelTop(TSB\_AD\_TypeDef \* ADx, uint8\_t TopInputChannel);
- ◆ void ADC\_StartTopConvert(TSB\_AD\_TypeDef \* ADx);
- ◆ void ADC\_SetMonitor(TSB\_AD\_TypeDef \* ADx, ADC\_CMPCRx ADCMPx, FunctionalState NewState);
- ◆ void ADC\_ConfigMonitor(TSB\_AD\_TypeDef \* ADx, ADC\_CMPCRx ADCMPx, ADC\_MonitorTypeDef \* Monitor);
- ◆ void ADC\_SetHWTrg(TSB\_AD\_TypeDef \* ADx, uint8\_t HwSource, FunctionalState NewState);
- ◆ void ADC\_SetHWTrgTop(TSB\_AD\_TypeDef \* ADx, uint8\_t HwSource, FunctionalState NewState);
- ◆ ADC\_State ADC\_GetConvertState(TSB\_AD\_TypeDef \* ADx);
- ◆ ADC\_Result ADC\_GetConvertResult(TSB\_AD\_TypeDef \* ADx, uint8\_t ADREGx);
- ◆ void ADC\_SetDMAReq(TSB\_AD\_TypeDef \* ADx, uint8\_t **DMAReq**, FunctionalState **NewState**);

### 3.2.2 Detailed Description

Functions listed above can be divided into four parts:

- 1) ADC setting by ADC\_SetClk(), ADC\_SetScanMode(), ADC\_SetRepeatMode(), ADC\_SetINTMode(), ADC\_SetInputChannel(), ADC\_SetScanChannel(), ADC\_SetVref(), ADC\_SetInputChannelTop(), ADC\_SetMonitor(), ADC\_ConfigMonitor(), ADC\_SetHWTrg(), ADC\_SetHWTrgTop().
- 2) ADC function start by ADC\_Start(), ADC\_StartTopConvert().
- 3) ADC state or data read functions by ADC\_GetConvertState(), ADC\_GetConvertResult().
- 4) ADC\_SWReset(), ADC\_SetVrefCut(), ADC\_SetIdleMode() and ADC\_SetDMAReq() handle other specified functions.

### 3.2.3 Function Documentation

#### 3.2.3.1 ADC\_SWReset

Software reset ADC.

**Prototype:**

```
void  
ADC_SWReset(TSB_AD_TypeDef * ADx)
```

**Parameters:**

**ADx**: Select ADC unit.

This parameter can be one of the following values:

- **TSB\_ADA**: unit A
- **TSB\_ADB**: unit B
- **TSB\_ADC**: unit C

**Description:**

This function will software reset ADC.

**Notes:**

A software reset initializes all the registers except for ADxCLK<ADCLK>.

Initialization takes 3µs in case of the software reset.

**Return:**

None

### 3.2.3.2 ADC\_SetClk

Set ADC sample hold time and prescaler output.

**Prototype:**

```
void  
ADC_SetClk(TSB_AD_TypeDef * ADx,  
            uint32_t Sample_HoldTime,  
            uint32_t Prescaler_Output)
```

**Parameters:**

**ADx**: Select ADC unit.

This parameter can be one of the following values:

- **TSB\_ADA**: unit A
- **TSB\_ADB**: unit B
- **TSB\_ADC**: unit C

**Sample\_HoldTime**: Select ADC sample hold time.

This parameter can be one of the following values:

- **ADC\_CONVERSION\_CLK\_10**: 10x <ADCLK>
- **ADC\_CONVERSION\_CLK\_20**: 20x <ADCLK>
- **ADC\_CONVERSION\_CLK\_30**: 30x <ADCLK>
- **ADC\_CONVERSION\_CLK\_40**: 40x <ADCLK>
- **ADC\_CONVERSION\_CLK\_80**: 80x <ADCLK>

- **ADC\_CONVERSION\_CLK\_160:** 160x <ADCLK>
- **ADC\_CONVERSION\_CLK\_320:** 320x <ADCLK>

**Prescaler\_Output:** Select ADC prescaler output(ADCLK).

This parameter can be one of the following values:

- **ADC\_FC\_DIVIDE\_LEVEL\_2:** fc / 2
- **ADC\_FC\_DIVIDE\_LEVEL\_4:** fc / 4
- **ADC\_FC\_DIVIDE\_LEVEL\_8:** fc / 8
- **ADC\_FC\_DIVIDE\_LEVEL\_16:** fc / 16

**Description:**

This function will set ADC unit by **ADx**, ADC sample hold time by **Sample\_HoldTime** and prescaler output by **Prescaler\_Output**.

**Notes:**

Please do not use this function to change the analog to digital conversion clock setting during the analog to digital conversion. And **ADC\_GetConvertState()** to check AD conversion state is not **BUSY**, then call this function.

**Return:**

None

### 3.2.3.3 ADC\_Start

Start AD conversion.

**Prototype:**

void

**ADC\_Start(TSB\_AD\_TypeDef \* ADx)**

**Parameters:**

**ADx:** Select ADC unit.

This parameter can be one of the following values:

- **TSB\_ADA:** unit A
- **TSB\_ADB:** unit B
- **TSB\_ADC:** unit C

**Description:**

This function will start normal AD conversion.

**Notes:**

This function should be called after specifying the mode, which is one of the followings:

Fixed-channel single conversion mode  
Channel scan single conversion mode  
Fixed-channel repeat conversion mode  
Channel scan repeat conversion mode

Please refer to the description of **ADC\_SetScanMode()**, **ADC\_SetRepeatMode()**, **ADC\_SetInputChannel()**, **ADC\_SetScanChannel()** for the details.

Before starting AD conversion, Vref should be enabled by calling **ADC\_SetVref(ENABLE)**, wait for 3  $\mu$ s during which time the internal reference voltage is stable, and then **ADC\_Start()**.

**Return:**

None

#### **3.2.3.4 ADC\_SetScanMode**

Enable or disable ADC scan mode.

**Prototype:**

void

**ADC\_SetScanMode(TSB\_AD\_TypeDef \* ADx, FunctionalState NewState)**

**Parameters:**

**ADx**: Select ADC unit.

This parameter can be one of the following values:

- **TSB\_ADA**: unit A
- **TSB\_ADB**: unit B
- **TSB\_ADC**: unit C

**NewState**: Specify ADC scan mode state

This parameter can be one of the following values:

**ENABLE** or **DISABLE**

**Description:**

This function will enable or disable ADC scan mode.

**Return:**

None

#### **3.2.3.5 ADC\_SetRepeatMode**

Enable or disable ADC repeat mode.

**Prototype:**

```
void  
ADC_SetRepeatMode(TSB_AD_TypeDef * ADx, FunctionalState NewState)
```

**Parameters:**

**ADx**: Select ADC unit.

This parameter can be one of the following values:

- **TSB\_ADA**: unit A
- **TSB\_ADB**: unit B
- **TSB\_ADC**: unit C

**NewState**: Specify ADC repeat mode state

This parameter can be one of the following values:

**ENABLE** or **DISABLE**.

**Description:**

This function will enable or disable ADC repeat mode.

**Return:**

None

### 3.2.3.6 ADC\_SetINTMode

Set ADC interrupt mode in fixed channel repeat conversion mode.

**Prototype:**

```
void  
ADC_SetINTMode(TSB_AD_TypeDef * ADx, uint8_t INTMode)
```

**Parameters:**

**ADx**: Select ADC unit.

This parameter can be one of the following values:

- **TSB\_ADA**: unit A
- **TSB\_ADB**: unit B
- **TSB\_ADC**: unit C

**INTMode**: Specify AD conversion interrupt mode.

The parameter can be one of the following values:

- **ADC\_INT\_SINGLE**: Generate interrupt once every single conversion.
- **ADC\_INT\_CONVERSION\_2**: Generate interrupt once every 2 conversions.
- **ADC\_INT\_CONVERSION\_3**: Generate interrupt once every 3 conversions.
- **ADC\_INT\_CONVERSION\_4**: Generate interrupt once every 4 conversions.

- **ADC\_INT\_CONVERSION\_5:** Generate interrupt once every 5 conversions.
- **ADC\_INT\_CONVERSION\_6:** Generate interrupt once every 6 conversions.
- **ADC\_INT\_CONVERSION\_7:** Generate interrupt once every 7 conversions.
- **ADC\_INT\_CONVERSION\_8:** Generate interrupt once every 8 conversions.

**Description:**

This function will specify ADC interrupt mode by ***INTMode*** setting.

**Notes:**

This function is valid only in fixed channel repeat conversion mode.

Examples for setting fixed channel repeat conversion mode:

1. **ADC\_SetScanMode(DISABLE).**
2. **ADC\_SetRepeatMode(ENABLE).**

**Return:**

None

### 3.2.3.7 ADC\_SetInputChannel

Set ADC input channel.

**Prototype:**

void

**ADC\_SetInputChannel(TSB\_AD\_TypeDef \* *ADx*, uint8\_t *InputChannel*)**

**Parameters:**

***ADx*:** Select ADC unit.

This parameter can be one of the following values:

- **TSB\_ANA:** unit A
- **TSB\_ANB:** unit B
- **TSB\_ANC:** unit C

***InputChannel*:** Analog input channel.

This parameter can be one of the following values in unit A or unit B:

**ADC\_AN\_00, ADC\_AN\_01, ADC\_AN\_02, ADC\_AN\_03,  
ADC\_AN\_04, ADC\_AN\_05, ADC\_AN\_06, ADC\_AN\_07.**

This parameter can be one of the following values in unit C:

**ADC\_AN\_00, ADC\_AN\_01, ADC\_AN\_02, ADC\_AN\_03.**

**Description:**

This function will specify ADC input channel by ***InputChannel*** setting.

**Notes:**

Only one channel can be selected as normal conversion input each time.

**Return:**

None

### 3.2.3.8 ADC\_SetScanChannel

Set ADC scan channel.

**Prototype:**

void

```
ADC_SetScanChannel(TSB_AD_TypeDef * ADx,  
                    uint8_t StartChannel,  
                    uint8_t Range)
```

**Parameters:**

**ADx**: Select ADC unit.

This parameter can be one of the following values:

- **TSB\_ANA**: unit A
- **TSB\_ADB**: unit B
- **TSB\_ADC**: unit C

**StartChannel**: Specify the start channel to be scanned.

This parameter can be one of the following values in unit A or unit B:

**ADC\_AN\_00, ADC\_AN\_01, ADC\_AN\_02, ADC\_AN\_03,**  
**ADC\_AN\_04, ADC\_AN\_05, ADC\_AN\_06, ADC\_AN\_07.**

This parameter can be one of the following values in unit C:

**ADC\_AN\_00, ADC\_AN\_01, ADC\_AN\_02, ADC\_AN\_03.**

**Range**: Specify the range of assignable channel scan value.

This parameter can be **1** to **8** in unit A or unit B and be **1** to **4** in unit C.

**Description:**

This function will specify ADC start channels by **StartChannel** setting and channel scan range by **Range** setting.

**Notes:**

Valid channel scan setting values are shown as follows:

<b>StartChannel</b>	<b>Range</b>
ADC_AN_00	1 ~ 8
ADC_AN_01	1 ~ 7
ADC_AN_02	1 ~ 6
ADC_AN_03	1 ~ 5
ADC_AN_04	1 ~ 4

---

ADC_AN_05	1 ~ 3
ADC_AN_06	1 ~ 2
ADC_AN_07	1 ~ 1

In case of a setting other than listed above, AD conversion is not activated even if **ADC\_Start()** is called.

**Return:**

None

### **3.2.3.9 ADC\_SetVrefCut**

Control AVREFH-AVREFL current.

**Prototype:**

void

`ADC_SetVrefCut(TSB_AD_TypeDef * ADx, uint8_t VrefCtrl)`

**Parameters:**

**ADx**: Select ADC unit.

This parameter can be one of the following values:

- **TSB ADA**: unit A
- **TSB ADB**: unit B
- **TSB ADC**: unit C

**VrefCtrl**: Specify how to apply AVREFH-AVREFL current.

This parameter can be one of the following values:

- **ADC\_APPLY\_VREF\_IN\_CONVERSION**: Apply the current only in conversion.
- **ADC\_APPLY\_VREF\_AT\_ANY\_TIME**: Apply the current at any time except in RESET.

**Description:**

This function will control AVREFH-AVREFL current by **VrefCtrl** setting.

**Return:**

None

### **3.2.3.10 ADC\_SetIdleMode**

Set ADC operation in IDLE mode.

**Prototype:**

```
void  
ADC_SetIdleMode(TSB_AD_TypeDef * ADx, FunctionalState NewState)
```

**Parameters:**

**ADx**: Select ADC unit.

This parameter can be one of the following values:

- **TSB\_ADA**: unit A
- **TSB\_ADB**: unit B
- **TSB\_ADC**: unit C

**NewState**: Specify ADC operation state in IDLE mode.

This parameter can be one of the following values:

**ENABLE** or **DISABLE**.

**Description:**

This function will enable or disable ADC operation state in system IDLE mode.

This function is necessary to be called before system enter IDLE mode.

**Return:**

None

### 3.2.3.11 ADC\_SetVref

Set ADC Vref application control on or off.

**Prototype:**

```
void  
ADC_SetVref(TSB_AD_TypeDef * ADx, FunctionalState NewState)
```

**Parameters:**

**ADx**: Select ADC unit.

This parameter can be one of the following values:

- **TSB\_ADA**: unit A
- **TSB\_ADB**: unit B
- **TSB\_ADC**: unit C

**NewState**: Specify AD conversion Vref application control.

This parameter can be one of the following values:

**ENABLE** or **DISABLE**.

**Description:**

This function will specify reference voltage on or off by **NewState**.

**Notes:**

ADC\_SetVref(DISABLE) should be called before system enter standby mode.

**Return:**

None

### 3.2.3.12 ADC\_SetInputChannelTop

Select ADC top-priority conversion analog input channel.

**Prototype:**

void

ADC\_SetInputChannelTop(TSB\_AD\_TypeDef \* **ADx**, uint8\_t **TopInputChannel**)

**Parameters:**

**ADx**: Select ADC unit.

This parameter can be one of the following values:

- **TSB\_ADA**: unit A
- **TSB\_ADB**: unit B
- **TSB\_ADC**: unit C

**TopInputChannel**: Analog input channel for top-priority conversion.

This parameter can be one of the following values in unit A or unit B:

**ADC\_AN\_00, ADC\_AN\_01, ADC\_AN\_02, ADC\_AN\_03,**  
**ADC\_AN\_04, ADC\_AN\_05, ADC\_AN\_06, ADC\_AN\_07.**

This parameter can be one of the following values in unit C:

**ADC\_AN\_00, ADC\_AN\_01, ADC\_AN\_02, ADC\_AN\_03.**

**Description:**

This function will specify top-priority conversion analog input channel by **TopInputChannel**.

**Notes:**

Only one channel can be selected as Top-priority conversion input each time.

**Return:**

None

### 3.2.3.13 ADC\_StartTopConvert

Start top-priority AD conversion.

**Prototype:**

```
void  
ADC_StartTopConvert(TSB_AD_TypeDef * ADx)
```

**Parameters:**

**ADx**: Select ADC unit.

This parameter can be one of the following values:

- **TSB\_ADA**: unit A
- **TSB\_ADB**: unit B
- **TSB\_ADC**: unit C

**Description:**

This function will start top-priority AD conversion.

**Notes:**

This function should be called after **ADC\_SetInputChannelTop()**.

**Return:**

None

### 3.2.3.14 ADC\_SetMonitor

Enable or disable the specified ADC monitor module.

**Prototype:**

```
void  
ADC_SetMonitor(TSB_AD_TypeDef * ADx,  
                ADC_CMPCRx ADCMPx,  
                FunctionalState NewState)
```

**Parameters:**

**ADx**: Select ADC unit.

This parameter can be one of the following values:

- **TSB\_ADA**: unit A
- **TSB\_ADB**: unit B
- **TSB\_ADC**: unit C

**ADCMPx**: Select which compare control register will be used.

The parameter can be one of the following values:

- **ADC\_CMPCR\_0**: ADCMPCR0
- **ADC\_CMPCR\_1**: ADCMPCR1

**NewState**: Specify ADC monitor function state.

This parameter can be one of the following values:

**ENABLE or DISABLE.**

**Description:**

This device has 2 AD monitor modules which are controlled by 2 compare control registers.

This function will specify compare control register by **ADCMPx** setting and specify ADC monitor function enable or disable by **NewState** setting.

**Return:**

None

### 3.2.3.15 ADC\_ConfigMonitor

Configure the specified ADC monitor module.

**Prototype:**

```
void  
ADC_ConfigMonitor(TSB_AD_TypeDef * ADx,  
                  ADC_CMPCRx ADCMPx,  
                  ADC_MonitorTypeDef * Monitor)
```

**Parameters:**

**ADx**: Select ADC unit.

This parameter can be one of the following values:

- **TSB\_ADA**: unit A
- **TSB\_ADB**: unit B
- **TSB\_ADC**: unit C

**ADCMPx**: Select which compare control register will be used.

The parameter can be one of the following values:

- **ADC\_CMPCR\_0**: ADCMPCR0
- **ADC\_CMPCR\_1**: ADCMPCR1

**Monitor**: A structure contains ADC monitor configuration including compare count, compare condition, compare mode, compare channel and compare value. Please refer to the comment for members of ADC\_MonitorTypeDef for more detail usage.

**Description:**

This device has 2 AD monitor modules which are controlled by 2 compare control registers.

This function will specify compare control register by **ADCMPx** setting and specify ADC monitor configuration **Monitor** setting.

**Notes:** Please make sure to disable ADC monitor module before calling this function.

**Return:**

None

### 3.2.3.16 ADC\_SetHWTrg

Set hardware trigger for normal AD conversion.

**Prototype:**

```
void  
ADC_SetHWTrg(TSB_AD_TypeDef * ADx,  
              uint8_t HwSource,  
              FunctionalState NewState)
```

**Parameters:**

**ADx:** Select ADC unit.

This parameter can be one of the following values:

- **TSB\_ADA:** unit A
- **TSB\_ADB:** unit B
- **TSB\_ADC:** unit C

**HwSource:** Hardware source for activating normal AD conversion.

This parameter can be one of the following values:

- **ADC\_EXT\_TRG:**  
ADC\_EXT\_TRG (ADTRGx and ADTRGSNC).  
It can be started AD conversion of Unit A and Unit B at same time by ADGGSNC (PH3) pin.  
ADGGSNC (PH3) pin is only used in Unit A and Unit B.
- **ADC\_MATCH\_TMRB\_NORMAL:**  
The Timer is TB17RG0 for normal AD conversion while in Unit A.  
The Timer is TB18RG0 for normal AD conversion while in Unit B.  
The Timer is TB19RG0 for normal AD conversion while in Unit C.

**NewState:** Specify state of hardware source for activating normal AD conversion.

This parameter can be one of the following values:

**ENABLE** or **DISABLE**

**Description:**

This function will specify hardware trigger source for activating normal AD conversion by **HwSource** setting and specify hardware trigger for normal AD conversion enable or disable by **NewState** setting.

This function also has relation with TB5 setting.

**Notes:**

The external trigger cannot be used for H/W activation of normal AD conversion when it is used for H/W activation of top-priority AD conversion.

**Return:**

None

### 3.2.3.17 ADC\_SetHWTrgTop

Set hardware trigger for top-priority AD conversion.

**Prototype:**

```
void  
ADC_SetHWTrgTop(TSB_AD_TypeDef * ADx,  
                  uint8_t HwSource,  
                  FunctionalState NewState)
```

**Parameters:**

**ADx**: Select ADC unit.

This parameter can be one of the following values:

- **TSB\_ADA**: unit A
- **TSB\_ADB**: unit B
- **TSB\_ADC**: unit C

**HwSource**: Hardware source for activating top-priority AD conversion.

This parameter can be one of the following values:

- **ADC\_EXT\_TRG**:

ADC\_EXT\_TRG include 2 pins: ADTRGx and ADTRGSNC.

It can be started AD conversion of Unit A and UnitB at same time by ADGGSNC (PH3) pin.

ADGGSNC (PH3) pin is only used in Unit A and Unit B.

- **ADC\_MATCH\_TMRB\_TOP**:

The Timer is TB14RG0 for top-priority AD conversion while in Unit A.

The Timer is TB15RG0 for top-priority AD conversion while in Unit B.

The Timer is TB16RG0 for top-priority AD conversion while in Unit C.

**NewState**: Specify state of hardware source for activating top-priority AD conversion.

This parameter can be one of the following values:

**ENABLE** or **DISABLE**

**Description:**

This function will specify hardware trigger source for activating top-priority AD conversion by **HwSource** setting and specify hardware trigger for top-priority AD conversion enable or disable by **NewState** setting.

**Notes:**

The external trigger cannot be used for H/W activation of normal AD conversion when it is used for H/W activation of top-priority AD conversion.

**Return:**

None

### 3.2.3.18 ADC\_GetConvertState

Read AD conversion completion flag (normal and top-priority).

**Prototype:**

WorkState

ADC\_GetConvertState(TSB\_AD\_TypeDef \* **ADx**)

**Parameters:**

**ADx**: Select ADC unit.

This parameter can be one of the following values:

- **TSB\_ADA**: unit A
- **TSB\_ADB**: unit B
- **TSB\_ADC**: unit C

**Description:**

This function will read AD conversion completion flag (both normal and top-priority).

This function is used to check whether AD conversion has completed or not.

**Return:**

AD conversion state:

**NormalComplete** (Bit 1) means normal AD conversion is complete.

**TopComplete** (Bit 3) means top-priority AD conversion is complete.

### 3.2.3.19 ADC\_GetConvertResult

Read AD conversion result.

**Prototype:**

ADC\_Result

ADC\_GetConvertResult(TSB\_AD\_TypeDef \* **ADx**,

uint8\_t **ADREGx**)

**Parameters:**

**ADx**: Select ADC unit.

This parameter can be one of the following values:

- **TSB\_ADA**: unit A
- **TSB\_ADB**: unit B
- **TSB\_ADC**: unit C

**ADREGx**: Select ADC result register.

The parameter can be one of the following values:

**ADC\_REG\_00, ADC\_REG\_01, ADC\_REG\_02, ADC\_REG\_03,**  
**ADC\_REG\_04, ADC\_REG\_05, ADC\_REG\_06, ADC\_REG\_07,**  
**ADC\_REG\_SP.**

**Description:**

This function will read ADC register's result storage flag state, overrun state and result value which specified by **ADREGx** setting.

**Notes:**

The **ADREGx** result stored state will set to **DONE** if a conversion result is stored. The result stored state will be cleared after **ADREGx** is read by this function.

The **ADREGx** overrun state will set to **ADC\_OVERRUN** if a conversion result is overwritten before the conversion result storage register (ADREGx) is read. The overrun state will be cleared after overrun state is read by this function.

Relations between analog channel inputs and AD conversion result registers are shown in below tables.

Fixed-channel single mode	
Channel	Storage register
ADC_AN_00	ADC_REG_00
ADC_AN_01	ADC_REG_01
ADC_AN_02	ADC_REG_02
ADC_AN_03	ADC_REG_03
ADC_AN_04	ADC_REG_04
ADC_AN_05	ADC_REG_05
ADC_AN_06	ADC_REG_06
ADC_AN_07	ADC_REG_07

Fixed-channel repeat mode	
Interrupt mode	Storage register

Interrupt by each time ADC	ADC_REG_00
Interrupt by each time 2 ADC	ADC_REG_00 to ADC_REG_01
Interrupt by each time 3 ADC	ADC_REG_00 to ADC_REG_02
Interrupt by each time 4 ADC	ADC_REG_00 to ADC_REG_03
Interrupt by each time 5 ADC	ADC_REG_00 to ADC_REG_04
Interrupt by each time 6 ADC	ADC_REG_00 to ADC_REG_05
Interrupt by each time 7 ADC	ADC_REG_00 to ADC_REG_06
Interrupt by each time 8 ADC	ADC_REG_00 to ADC_REG_07

Channel scan single mode / repeat mode		
Start channel	Scan channel range	Storage register
ADC_AN_00	15 channels	ADC_REG_00 to ADC_REG_07
ADC_AN_01	14 channels	ADC_REG_01 to ADC_REG_07
ADC_AN_02	13 channels	ADC_REG_02 to ADC_REG_07
ADC_AN_03	12 channels	ADC_REG_03 to ADC_REG_07
ADC_AN_04	11 channels	ADC_REG_04 to ADC_REG_07
ADC_AN_05	10 channels	ADC_REG_05 to ADC_REG_07
ADC_AN_06	9 channels	ADC_REG_06 to ADC_REG_07
ADC_AN_07	8 channels	ADC_REG_07 to ADC_REG_07

The ADC mode setting, please refer to relate APIs.

For top-priority AD conversion, the result is stored in ADC\_REG\_SP.

**Return:**

AD conversion result:

**ADR** (Bit 0 to Bit 11) means AD result value.

**ADRF** (Bit 12) means AD result has been stored.

**ADOVRF** (Bit 13 ) means new AD result is stored before the old one is read.

**ADRF\_MR** (Bit 16) the mirror register of **ADRF**.

**ADOVRF\_MR** (Bit 17) the mirror register of **ADOVRF**.

**ADR\_MR** (Bit 20 to Bit 31) the mirror register of **ADR**.

### 3.2.3.20 ADC\_SetDMAReq

Enable or disable DMA activation factor for normal or top-priority AD conversion.

**Prototype:**

void

```
ADC_SetDMAReq(TSB_AD_TypeDef * ADx,uint8_t DMAReq,
               FunctionalState NewState)
```

**Parameters:**

**DMAReq:** Specify AD conversion DMA request type.

The parameter can be one of the following values:

- **ADC\_DMA\_REQ\_NORMAL:** normal AD conversion.
- **ADC\_DMA\_REQ\_TOP:** top-priority AD conversion.

**NewState:** Specify AD conversion DMA activation factor.

This parameter can be one of the following values:

**ENABLE** or **DISABLE**.

**Description:**

This function will specify AD conversion DMA request type by **DMAReq** setting and specify AD conversion DMA activation factor by **NewState** setting.

**Return:**

None

### 3.2.4 Data Structure Description

#### 3.2.4.1 ADC\_MonitorTypeDef

**Data Fields for this structure:**

uint8\_t

**CmpChannel** Select which ADC Result Register to be used,  
which can be:

**ADC\_AN\_00, ADC\_AN\_01, ADC\_AN\_02, ADC\_AN\_03,**  
**ADC\_AN\_04, ADC\_AN\_05, ADC\_AN\_06, ADC\_AN\_07,**

uint32\_t

**CmpCnt** Define how many valid comparison times will be counted,  
which can be **1** to **16**.

ADC\_CmpCondition

**Condition** Condition to compare AINx with ADCMPn ( x= 0 to 7, n = 0 to 1 ),  
which can be:

- **ADC\_LARGER\_THAN\_CMP\_REG:** If the value of the conversion result register  
is bigger than the comparison register 0, an interrupt is generated.
- **ADC\_SMALLER\_THAN\_CMP\_REG:** If the value of the conversion result register  
is smaller than the comparison register 0, an interrupt is generated.

ADC\_CmpCntMode

**CntMode** Mode to compare AINx with ADCMPn ( x = 0 to 07, n = 0 to 1 ),  
which can be:

- **ADC\_SEQUENCE\_CMP\_MODE:** Sequence mode.
- **ADC\_CUMULATION\_CMP\_MODE:** Cumulation mode.

uint32\_t

**CmpValue** Comparison value to be set in ADCMP0 or ADCMP1,  
which can be **0 to 4095**

### 3.2.4.2 ADC\_State

**Data Fields for this structure:**

uint32\_t

**All** specifies AD conversion state.

**Bit Fields:**

uint32\_t

**Reserved0** (Bit 0) reserved.

uint32\_t

**NormalComplete** (Bit 1) means normal AD conversion is complete.

uint32\_t

**Reserved1** (Bit 2) reserved.

uint32\_t

**TopComplete** (Bit 3) means top-priority AD conversion is complete.

uint32\_t

**Reserved2** (Bit 4 to Bit 31) reserved.

### 3.2.4.3 ADC\_Result

**Data Fields for this structure:**

uint32\_t

**All** specifies AD conversion result.

**Bit Fields:**

uint32\_t

**ADResult** (Bit 0 to Bit 11) means AD result value.

uint32\_t

**Stored** (Bit 12) means AD result has been stored.

uint32\_t

**OverRun** (Bit 13) means new AD result is stored  
before the old one is read.

uint32\_t

**Reserved** (Bit 14 to Bit 15) reserved.

uint32\_t

<b>Stored_MR</b> (Bit 16)	means the mirror of . <b>Stored</b> .
uint32_t	
<b>OverRun_MR</b> (Bit 17)	means the mirror of . <b>OverRun</b> .
uint32_t	
<b>Reserved</b> (Bit 18 to Bit 19)	reserved.
uint32_t	
<b>ADResult_MR</b> (Bit 20 to Bit 31)	means the mirror of <b>ADResult</b> .

## 4. CG

### 4.1 Overview

The CG API provides a set of functions for using the TMPM440 CG modules as the following:

- Set up high-speed oscillators and input clock, set up the PLL.
- Select clock gear, prescaler clock, the PLL and oscillator.
- Set warm up timer and read the warm up result.
- Set up Low Power Consumption Modes.
- Switch among Normal Mode and Low Power Consumption Modes.
- Configure the interrupts for releasing standby modes, clear interrupt request.

This driver is contained in TX04\_Periph\_Driver\src\tmpm440\_cg.c, with TX04\_Periph\_Driver\inc\tmpm440\_cg.h containing the API definitions for use by applications.

The following symbols fosc, fpll, fc, fgear, fsys, fperiph,  $\Phi T_0$  are used for kinds of clock in CG. Please refer to the clock system diagram in section “Clock Block Diagram” of the datasheet for their meaning.

**fosc** : A clock generated in the internal oscillation circuit and input from X1 and X2 pins

**fPLL** : A clock multiplied by PLL

**fc** : A clock selected by CGPLLSEL<PLL0SEL> (high-speed clock)

**fgear** : A clock selected by CGSYSCR<GEAR[2:0]>

**fsys** : A clock identical with fgear

**fperiph** : A clock selected by CGSYSCR<FPSEL>

**$\Phi T_0$**  : A clock selected by CGSYSCR<PRCK[2:0]> (prescaler clock)

## 4.2 API Functions

### 4.2.1 Function List

- ◆ void CG\_SetFgearLevel(CG\_DivideLevel *DivideFgearFromFc*)
- ◆ CG\_DivideLevel CG\_GetFgearLevel(void)
- ◆ void CG\_SetPhiT0Src(CG\_PhiT0Src *PhiT0Src*)
- ◆ CG\_PhiT0Src CG\_GetPhiT0Src(void)
- ◆ Result CG\_SetPhiT0Level(CG\_DivideLevel *DividePhiT0FromFc*)
- ◆ CG\_DivideLevel CG\_GetPhiT0Level(void)
- ◆ void CG\_SetSCOUTSrc(CG\_SCOUTSrc *Source*)
- ◆ CG\_SCOUTSrc CG\_GetSCOUTSrc(void)
- ◆ void CG\_SetWarmUpTime(CG\_WarmUpSrc *Source*, uint16\_t *Time*)
- ◆ void CG\_StartWarmUp(void)
- ◆ WorkState CG\_GetWarmUpState(void)
- ◆ Result CG\_SetFPLLValue(CG\_FpllValue *NewValue*)
- ◆ Result CG\_SetPLL(FunctionalState *NewState*)
- ◆ FunctionalState CG\_GetPLLState(void)
- ◆ Result CG\_SetFPLLForADCValue(uint32\_t *NewValue*)
- ◆ Result CG\_SetFosc(CG\_FoscSrc *Source*, FunctionalState *NewState*)
- ◆ void CG\_SetFadcSrc(CG\_FadcSrc *FadcSrc*)
- ◆ void CG\_SetPLL1ForADC(FunctionalState *NewState*)
- ◆ void CG\_SetFoscSrc(CG\_FoscSrc *Source*)
- ◆ CG\_FoscSrc CG\_GetFoscSrc(void)
- ◆ FunctionalState CG\_GetFoscState(CG\_FoscSrc *Source*)
- ◆ Result CG\_SetFs(FunctionalState *NewState*)
- ◆ FunctionalState CG\_GetFsState(void)
- ◆ void CG\_SetSTBYMode(CG\_STBYMode *Mode*)
- ◆ CG\_STBYMode CG\_GetSTBYMode(void)
- ◆ void CG\_SetPinStateInStop1Mode(FunctionalState *NewState*)
- ◆ FunctionalState CG\_GetPinStateInStop1Mode(void)
- ◆ void CG\_SetPortKeepInStop2Mode(FunctionalState *NewState*)
- ◆ FunctionalState CG\_GetPortKeepInStop2Mode(void)
- ◆ Result CG\_SetFcSrc(CG\_FcSrc *Source*)
- ◆ CG\_FcSrc CG\_GetFcSrc(void)
- ◆ void CG\_SetFtmrdSrc(CG\_TmrdrdUnit *TmrdrdUnit*, CG\_FtmrdSrc *FtmrdSrc*)
- ◆ CG\_FtmrdSrc CG\_GetFtmrdSrc(CG\_TmrdrdUnit *TmrdrdUnit*)
- ◆ void CG\_SetTMRDClk(CG\_TmrdrdUnit *TmrdrdUnit*, FunctionalState *NewState*)
- ◆ FunctionalState CG\_GetTMRDClkState(CG\_TmrdrdUnit *TmrdrdUnit*)
- ◆ void CG\_SetProtectCtrl(FunctionalState *NewState*)
- ◆ void CG\_SetSTBYReleaseINTSrc(CG\_INTSrc *INTSource*,

- 
- ```
CG_INTActiveState ActiveState,  
FunctionalState NewState)  
◆ CG_INTActiveState CG_GetSTBYReleaseINTState(CG_INTSrc INTSource)  
◆ void CG_ClearINTReq(CG_INTSrc INTSource)  
◆ CG_ResetFlag CG_GetResetFlag(void)  
◆ void CG_SetPeriphClkSupply(uint32_t Periph)  
◆ void CG_SetFclkPeriphA(uint32_t Periph, FunctionalState NewState)  
◆ void CG_SetFclkPeriphB(uint32_t Periph, FunctionalState NewState)  
◆ void CG_SetFcPeriphA(uint32_t Periph, FunctionalState NewState)  
◆ void CG_SetFcPeriphB(uint32_t Periph, FunctionalState NewState)
```

## 4.2.2 Detailed Description

The CG APIs can be broken into four groups by function:

- 1) One group of APIs are in charge of clock selection, such as:

```
CG_SetFgearLevel(), CG_GetFgearLevel(), CG_SetPhiT0Src(), CG_GetPhiT0Src(),  
CG_SetPhiT0Level(), CG_GetPhiT0Level(), CG_SetSCOUTSrc(), CG_GetSCOUTSrc(),  
CG_SetWarmUpTime(), CG_StartWarmUp(),  
CG_GetWarmUpState(), CG_SetFPLLValue(), CG_SetPLL(), CG_GetPLLState(),  
CG_SetFosc(), CG_SetFoscSrc(), CG_GetFoscSrc(),  
CG_GetFoscState(), CG_SetFcSrc(), CG_GetFcSrc(), CG_SetProtectCtrl(),  
CG_SetFclkPeriphA(), CG_SetFclkPeriphB(), CG_SetFcPeriphA(), CG_SetFcPeriphB(), CG_  
SetFPLLForADCValue(), CG_SetPLL1ForADC(), CG_SetFadcSrc(), CG_SetFs(), CG_GetFs  
State().
```

- 2) The 2<sup>nd</sup> group of APIs handle settings of standby modes:

```
CG_SetSTBYMode(), CG_GetSTBYMode(),  
CG_SetPinStateInStop1Mode(), CG_GetPinStateInStop1Mode(),  
CG_SetPortKeepInStop2Mode(), CG_GetPortKeepInStop2Mode().
```

- 3) The 3<sup>rd</sup> group of APIs handle settings of interrupts:

```
CG_SetSTBYReleaseINTSrc(), CG_GetSTBYReleaseINTState(), CG_ClearINTReq(),  
CG_GetResetFlag().
```

- 4) The other APIs control clock supply for peripherals:

```
CG_SetPeriphClkSupply(), CG_SetFtmrdSrc(), CG_GetFtmrdSrc(), CG_SetTMRDClk(),  
CG_GetTMRDClkState().
```

## 4.2.3 Function Documentation

### 4.2.3.1 CG\_SetFgearLevel

Set the dividing level between clock fgear and fc.

**Prototype:**

void

CG\_SetFgearLevel(CG\_DivideLevel **DivideFgearFromFc**)

**Parameters:**

**DivideFgearFromFc**: the divide level between fgear and fc

The value could be the following values:

- **CG\_DIVIDE\_1**: fgear = fc
- **CG\_DIVIDE\_2**: fgear = fc/2
- **CG\_DIVIDE\_4**: fgear = fc/4
- **CG\_DIVIDE\_8**: fgear = fc/8
- **CG\_DIVIDE\_16**: fgear = fc/16

**Description :**

This function will set the dividing level between clock fgear and fc.

**Return:**

None

#### 4.2.3.2 CG\_GetFgearLevel

Get the dividing level between fgear and fc.

**Prototype:**

CG\_DivideLevel

CG\_GetFgearLevel(void)

**Parameters:**

None

**Description:**

This function will get the dividing level between fgear and fc.

If the value “Reserved” is read from the register, the API will return

**CG\_DIVIDE\_UNKNOWN**.

**Return:**

The dividing level between clock fgear and fc.

The value returned can be one of the following values:

- CG\_DIVIDE\_1**: fgear = fc
- CG\_DIVIDE\_2**: fgear = fc/2
- CG\_DIVIDE\_4**: fgear = fc/4
- CG\_DIVIDE\_8**: fgear = fc/8
- CG\_DIVIDE\_16**: fgear = fc/16

**CG\_DIVIDE\_UNKNOWN:** invalid data is read

#### 4.2.3.3 CG\_SetPhiT0Src

Set fperiph for PhiT0.

**Prototype:**

void

CG\_SetPhiT0Src(CG\_PhiT0Src *PhiT0Src*)

**Parameters:**

*PhiT0Src*: Select PhiT0 source.

This parameter can be one of the following values:

- **CG\_PHIT0\_SRC\_FGEAR** means PhiT0 source is fgear.
- **CG\_PHIT0\_SRC\_FC** means PhiT0 source is fc.

**Description:**

This function selects the source for PhiT0.

**Return:**

None

#### 4.2.3.4 CG\_GetPhiT0Src

Get the PhiT0 source.

**Prototype:**

CG\_PhiT0Src

CG\_GetPhiT0Src(void)

**Parameters:**

None

**Description:**

This function will get the PhiT0 source.

**Return:**

**CG\_PHIT0\_SRC\_FGEAR** means PhiT0 source is fgear.

**CG\_PHIT0\_SRC\_FC** means PhiT0 source is fc.

#### 4.2.3.5 CG\_SetPhiT0Level

Set the dividing level between PhiT0 ( $\Phi T0$ ) and fc.

**Prototype:**

**Result**

CG\_SetPhiT0Level(CG\_DivideLevel **DividePhiT0FromFc**)

**Parameters:**

**DividePhiT0FromFc**: divide level between PhiT0( $\Phi T_0$ ) and fc.

This parameter can be one of the following values:

- **CG\_DIVIDE\_1**:  $\Phi T_0 = fc$
- **CG\_DIVIDE\_2**:  $\Phi T_0 = fc/2$
- **CG\_DIVIDE\_4**:  $\Phi T_0 = fc/4$
- **CG\_DIVIDE\_8**:  $\Phi T_0 = fc/8$
- **CG\_DIVIDE\_16**:  $\Phi T_0 = fc/16$
- **CG\_DIVIDE\_32**:  $\Phi T_0 = fc/32$
- **CG\_DIVIDE\_64**:  $\Phi T_0 = fc/64$
- **CG\_DIVIDE\_128**:  $\Phi T_0 = fc/128$
- **CG\_DIVIDE\_256**:  $\Phi T_0 = fc/256$
- **CG\_DIVIDE\_512**:  $\Phi T_0 = fc/512$

**Description:**

This function will set the dividing level of prescaler clock.

**Return:**

**SUCCESS** means the setting has been written to registers successfully.

**ERROR** means the setting has not been written to registers.

#### 4.2.3.6 CG\_GetPhiT0Level

Get the dividing level between clock  $\Phi T_0$  and fc.

**Prototype:**

CG\_DivideLevel

CG\_GetPhiT0Level(void)

**Parameters:**

None

**Description:**

This function will get the dividing level of prescaler clock.

If the value “Reserved” is read from the register, the API will return

**CG\_DIVIDE\_UNKNOWN**.

**Return:**

Dividing level between clock  $\Phi T_0$  and fc, the value will be one of the following:

**CG\_DIVIDE\_1**:  $\Phi T_0 = fc$

**CG\_DIVIDE\_2**:  $\Phi T_0 = fc/2$

**CG\_DIVIDE\_4:**  $\Phi T0 = fc/4$   
**CG\_DIVIDE\_8:**  $\Phi T0 = fc/8$   
**CG\_DIVIDE\_16:**  $\Phi T0 = fc/16$   
**CG\_DIVIDE\_32:**  $\Phi T0 = fc/32$   
**CG\_DIVIDE\_64:**  $\Phi T0 = fc/64$   
**CG\_DIVIDE\_128 :**  $\Phi T0 = fc/128$   
**CG\_DIVIDE\_256 :**  $\Phi T0 = fc/256$   
**CG\_DIVIDE\_512 :**  $\Phi T0 = fc/512$   
**CG\_DIVIDE\_UNKNOWN :** invalid data is read.

#### 4.2.3.7 CG\_SetSCOUTSrc

Set the clock source of SCOUT output.

**Prototype:**

void

CG\_SetSCOUTSrc(CG\_SCOUTSrc **Source**)

**Parameters:**

**Source:** select clock source of SCOUT.

This parameter can be one of the following values:

- **CG\_SCOUT\_FC\_DIVIDE\_4:** SCOUT source is set to fc/4.
- **CG\_SCOUT\_FC\_DIVIDE\_8:** SCOUT source is set to fc/8.
- **CG\_SCOUT\_FOSC:** SCOUT source is set to fosc.
- **CG\_SCOUT\_LOW:** "Low" is output from the pin.

**Description:**

This function will set the source for the clock output from SCOUT pin.

**Return:**

None

#### 4.2.3.8 CG\_GetSCOUTSrc

Get the clock source of SCOUT output.

**Prototype:**

SCOUTSrc

CG\_GetSCOUTSrc(void)

**Parameters:**

None

**Description:**

This function will get the clock source of SCOUT output.

**Return:**

The clock source of SCOUT output:

- **CG\_SCOUT\_FC\_DIVIDE\_4**: SCOUT source is to fc/4.
- **CG\_SCOUT\_FC\_DIVIDE\_8**: SCOUT source is to fc/8.
- **CG\_SCOUT\_FOSC**: SCOUT source is to fosc.
- **CG\_SCOUT\_LOW**: SCOUT output is prohibited.

#### 4.2.3.9 CG\_SetWarmUpTime

Set the warm up time.

**Prototype:**

void

CG\_SetWarmUpTime(CG\_WarmUpSrc **Source**,  
                  uint16\_t **Time**)

**Parameters:**

**Source**: select source of warm-up counter.

- **CG\_WARM\_UP\_SRC\_OSC\_INT**: internal high-speed oscillator is selected as timer source.
- **CG\_WARM\_UP\_SRC\_OSC\_EXT**: external high-speed oscillator is selected as timer source.

**Time**: select count time of warm-up timer.

Max value is 0xFFFF.

**Description:**

This function will set the warm-up time and warm-up counter. And the formula is as the following:

Number of warm-up cycle = (warm-up time to set) / (input frequency cycle(s)).

Example of calculating register value for warm-up time:

```
/* When using high-speed oscillator 8MHz, and set warm-up time 5ms. */  
So value = (warm-up time to set) / (input frequency cycle(s)) = 5ms / (1/8MHz) =  
4000cycle = 0x9C40.  
So set Time = 0x9C40,
```

**Return:**

None.

#### **4.2.3.10 CG\_StartWarmUp**

Start operation of warm up timer for oscillator.

**Prototype:**

```
void  
CG_StartWarmUp(void)
```

**Parameters:**

None

**Description:**

This function will start the warm up timer.

**Return:**

None

#### **4.2.3.11 CG\_GetWarmUpState**

Check whether warm up is completed or not.

**Prototype:**

```
WorkState  
CG_GetWarmUpState(void)
```

**Parameters:**

None

**Description:**

This function will check that warm-up operation is in progress or finished.

Example of using warm-up timer:

```
CG_SetWarmUpTime(CG_WARM_UP_SRC_OSC_EXT, 0x32);  
/* start warm up */  
CG_StartWarmUp();  
/* check warm up is finished or not*/  
While( CG_GetWarmUpState() == BUSY);
```

**Return:**

Warm up state:

**DONE:** means warm-up operation is finished.

**BUSY:** means warm-up operation is in progress.

#### 4.2.3.12 CG\_SetFPLLValue

Set multiplying value for PLL0 (for fsys).

**Prototype:**

Result

CG\_SetFPLLValue(CG\_FpllValue *NewValue*)

**Parameters:**

*NewValue*:

- **CG\_FPLL0\_IN8\_OUT40**: Input clock 8MHz, 5 multiplying value is selected.
- **CG\_FPLL0\_IN8\_OUT48**: Input clock 8MHz, 6 multiplying value is selected.
- **CG\_FPLL0\_IN8\_OUT64**: Input clock 8MHz, 8 multiplying value is selected.
- **CG\_FPLL0\_IN8\_OUT80**: Input clock 8MHz, 10 multiplying value is selected.
- **CG\_FPLL0\_IN10\_OUT50**: Input clock 10MHz, 5 multiplying value is selected.
- **CG\_FPLL0\_IN10\_OUT60**: Input clock 10MHz, 6 multiplying value is selected.
- **CG\_FPLL0\_IN10\_OUT80**: Input clock 10MHz, 8 multiplying value is selected.
- **CG\_FPLL0\_IN10\_OUT100**: Input clock 10MHz, 10 multiplying value is selected.

**Description:**

This function sets multiplying value for PLL0 (for fsys).

**Return:**

**SUCCESS**: operation is finished successfully.

**ERROR**: operation is not done.

#### 4.2.3.13 CG\_SetPLL

Enable or disable the PLL circuit.

**Prototype:**

Result

CG\_SetPLL(FunctionalState *NewState*)

**Parameters:**

*NewState*:

- **ENABLE**: to enable the PLL circuit.
- **DISABLE**: to disable the PLL circuit.

**Description:**

This function will enable or disable the PLL circuit as the input parameter.

**Return:**

**SUCCESS:** operation is finished successfully.

**ERROR:** operation is not done.

#### 4.2.3.14 CG\_GetPLLState

Get the state of PLL0 circuit.

**Prototype:**

FunctionalState

CG\_GetPLLState(void)

**Parameters:**

None

**Description:**

This function will get the state of PLL circuit.

**Return:**

The state of PLL

**ENABLE:** PLL is enabled.

**DISABLE:** PLL is disabled.

#### 4.2.3.15 CG\_SetFPLLForADCValue

Set multiplying value for PLL1 (for ADC).

**Prototype:**

Result

CG\_SetFPLLForADCValue(uint32\_t **NewValue**)

**Parameters:**

**NewValue:** select PLL multiplying value.

This parameter can be one of the following values:

- **CG\_FPLL1\_IN8\_OUT64:** Input clock 8MHz, 6 multiplying value is selected.
- **CG\_FPLL1\_IN8\_OUT80:** Input clock 8MHz, 10 multiplying value is selected.
- **CG\_FPLL1\_IN10\_OUT80:** Input clock 10MHz, 8 multiplying value is selected.
- **CG\_FPLL1\_IN10\_OUT100:** Input clock 10MHz, 10 multiplying value is selected.

**Description:**

This function sets multiplying value for PLL1 (for ADC).

**Return:**

**SUCCESS:** operation is finished successfully.

**ERROR:** operation is not done.

#### 4.2.3.16 CG\_SetFadcSrc

Set the clock source of ADC.

**Prototype:**

void

CG\_SetFadcSrc(CG\_FadcSrc *FadcSrc*)

**Parameters:**

***FadcSrc*:** Select clock source for ADC.

This parameter can be one of the following values:

- **CG\_FADC\_SRC\_FC**: Use of fc
- **CG\_FADC\_SRC\_FPLL**: Use of fplladc.

**Description:**

This function sets the clock source of ADC.

**Return:**

None.

#### 4.2.3.17 CG\_SetPLL1ForADC

Enable PLL1 for ADC or disable it.

**Prototype:**

void

CG\_SetPLL1ForADC(FunctionalState *NewState*)

**Parameters:**

***NewState*:** New state of PLL1.

This parameter can be one of the following values:

- **ENABLE**: to enable PLL1 for ADC.
- **DISABLE**: to disable PLL1 for ADC.

**Description:**

This function enables PLL1 for ADC or disables it.

**Return:**

None.

#### 4.2.3.18 CG\_SetFosc

Enable or disable high-speed oscillator (fosc).

**Prototype:**

Result

CG\_SetFosc(CG\_FoscSrc **Source**,  
FunctionalState **NewState**)

**Parameters:**

**Source**: select clock source of fosc.

This parameter can be one of the following values:

- **CG\_FOSC\_OSC\_EXT**: external high-speed oscillator is selected,
- **CG\_FOSC\_OSC\_INT**: internal high-speed oscillator is selected.

**NewState**

- **ENABLE**: to enable the high-speed oscillator.
- **DISABLE**: to disable the high-speed oscillator.

**Description:**

This function will enable or disable the high-speed oscillator as the input parameter.

**Return:**

**SUCCESS**: operation is finished successfully.

**ERROR**: operation is not done.

#### 4.2.3.19 CG\_SetFoscSrc

Set the source of high-speed oscillation (fosc).

**Prototype:**

void

CG\_SetFoscSrc(CG\_FoscSrc **Source**)

**Parameters:**

**Source**: select source for fosc.

This parameter can be one of the following values:

- **CG\_FOSC\_OSC\_EXT**: external high-speed oscillator is selected,
- **CG\_FOSC\_CLKIN\_EXT**: external clock input is selected.
- **CG\_FOSC\_OSC\_INT**: internal high-speed oscillator is selected.

**Description:**

This function will set the source for high-speed oscillation (fosc).

**Return:**

None

#### 4.2.3.20 CG\_GetFoscSrc

Get the source of the high-speed oscillator.

**Prototype:**

CG\_FoscSrc

CG\_GetFoscSrc(void)

**Parameters:**

None

**Description:**

This function will get the source of the high-speed oscillator.

**Return:**

The source of fosc

**CG\_FOSC\_OSC\_EXT:** external high-speed oscillator is selected,

**CG\_FOSC\_CLKIN\_EXT:** external clock input is selected.

**CG\_FOSC\_OSC\_INT:** internal high-speed oscillator is selected.

#### 4.2.3.21 CG\_GetFoscState

Get the state of the high-speed oscillator.

**Prototype:**

FunctionalState

CG\_GetFoscState(CG\_FoscSrc **Source**)

**Parameters:**

**Source:** select source for fosc.

➤ **CG\_FOSC\_OSC\_EXT:** external high-speed oscillator is selected,

➤ **CG\_FOSC\_OSC\_INT:** internal high-speed oscillator is selected.

**Description:**

This function will get the state of the high-speed oscillator.

**Return:**

The state of fosc

**ENABLE:** fosc is enabled.

**DISABLE:** fosc is disabled.

#### 4.2.3.22 CG\_SetFs

Enable or disable low-speed oscillation (fs).

**Prototype:**

Result

CG\_SetFs(**FunctionalState NewState**)

**Parameters:**

**NewState**: oscillation is enabled or disabled.

➢ **ENABLE**: low-speed oscillation (fs) is enabled.

➢ **DISABLE**: low-speed oscillation (fs) is disabled.

**Description:**

This function will enable or disable low-speed oscillation (fs).

**Return:**

**SUCCESS**: operation is finished successfully.

**ERROR**: operation is not done.

#### 4.2.3.23 CG\_GetFsState

Get the state of low-speed oscillation (fs).

**Prototype:**

**FunctionalState**

CG\_GetFsState(**void**)

**Parameters:**

None

**Description:**

This function will get the state of low-speed oscillation (fs).

**Return:**

The state of fs

**ENABLE**: fs is enabled.

**DISABLE**: fs is disabled.

#### 4.2.3.24 CG\_SetSTBYMode

Set to the specified low-power mode.

**Prototype:**

**void**

CG\_SetSTBYMode(CG\_STBYMode **Mode**)

**Parameters:**

**Mode**: the low power consumption mode, the description of each value is as the following:

- **CG\_STBY\_MODE\_STOP1**: STOP1 mode. All the internal circuits including the internal oscillator are brought to a stop.
- **CG\_STBY\_MODE\_STOP2**: STOP2 mode. This mode halts main voltage supply, retaining some function operation.
- **CG\_STBY\_MODE\_IDLE**: IDLE mode. Only CPU stop in this mode.

**Description:**

This function will change the setting of the standby mode to enter when using standby instruction.

**Return:**

None

#### 4.2.3.25 CG\_GetSTBYMode

Get the standby mode.

**Prototype:**

CG\_STBYMode

CG\_GetSTBYMode(void)

**Parameters:**

None

**Description:**

This function will get the setting of standby mode.

If the value “Reserved” is read, “**CG\_STBY\_MODE\_UNKNOWN**” will be returned.

**Return:**

The low power mode:

**CG\_STBY\_MODE\_STOP1**: STOP1 mode.

**CG\_STBY\_MODE\_STOP2**: STOP2 mode

**CG\_STBY\_MODE\_IDLE**: IDLE mode

**CG\_STBY\_MODE\_UNKNOWN**: Invalid data is read.

#### 4.2.3.26 CG\_SetPinStateInStop1Mode

Set pin status in stop1 mode

**Prototype:**

void

CG\_SetPinStateInStop1Mode(FunctionalState **NewState**)

**Parameters:****NewState:**

- **DISABLE:** <DRVE>=0
- **ENABLE:** <DRVE>=1

For the detailed state of port corresponding to "<DRVE>=0" or "<DRVE>=1", please refer to the table "Pin Status in the STOP1/STOP2 Mode" in the datasheet.

**Description:**

This function sets pin status in stop1 mode.

**Return:**

None

### 4.2.3.27 CG\_SetPinStateInStop1Mode

Get pin status in stop1 mode

**Prototype:**

FunctionalState

CG\_GetPinStateInStop1Mode(void)

**Parameters:**

None

**Description:**

This function gets the state of pin status in stop1 mode.

**Return:**

The pin state in stop1 mode

**DISABLE:** <DRVE>=0

**ENABLE:** <DRVE>=1

### 4.2.3.28 CG\_SetPortKeepInStop2Mode

Enables or disables to keep IO control signal in stop2 mode

**Prototype:**

void

CG\_SetPortKeepInStop2Mode(FunctionalState **NewState**)

**Parameters:****NewState:**

- **DISABLE:** <PTKEEP>=0
- **ENABLE:** <PTKEEP>=1

For the detailed state of port corresponding to "<PTKEEP>=0" or "<PTKEEP>=1", please refer to the table "Pin Status in the STOP1/STOP2 Mode" in the datasheet.

**Description:**

This function enables or disables to keep IO control signal in stop2 mode.

**Return:**

None

#### 4.2.3.29 CG\_GetPortKeepInStop2Mode

Get the pin status in stop mode

**Prototype:**

FunctionalState

CG\_GetPinStateInStopMode(void)

**Parameters:**

None

**Description:**

This function will get the status of IO control signal in stop2 mode.

**Return:**

The port keep in stop2 mode

**DISABLE:** <PTKEEP>=0

**ENABLE:** <PTKEEP>=1

#### 4.2.3.30 CG\_SetFcSrc

Set the clock source of fc

**Prototype:**

Result

CG\_SetFcSrc(CG\_FcSrc **Source**)

**Parameters:**

**Source:** the source for fc

This parameter can be one of the following values:

- **CG\_FC\_SRC\_FOSC :** fc source will be set to fosc

- **CG\_FC\_SRC\_FPLL:** fc source will be set to fpll

**Description:**

This function will set the clock source of fc.

**Return:**

**SUCCESS:** set clock souce for fc successfully

**ERROR:** clock source of fc is not changed.

#### 4.2.3.31 CG\_GetFcSrc

Get the clock source of fc.

**Prototype:**

CG\_FcSrc

CG\_GetFosc(void)

**Parameters:**

None

**Description:**

This function will get the clock source of fc.

**Return:**

The clock source of fc

The value returned can be one of the following values:

**CG\_FC\_SRC\_FOSC:** fc source is set to fosc.

**CG\_FC\_SRC\_FPLL:** fc source is set to fpll.

#### 4.2.3.32 CG\_SetFtmdSrc

Set the clock source of high-resolution timer TMRD.

**Prototype:**

void

CG\_SetFtmdSrc(CG\_TmrDUnit **TmrDUnit**,

                  CG\_FtmdSrc **FtmdSrc**)

**Parameters:**

**TmrDUnit:** Select unit for TIMER-D

This parameter can be one of the following values:

**CG\_TMRD\_UNIT\_A:** Select unit A.

**FtmdSrc:** Select clock source for ftmd

This parameter can be one of the following values:

- **CG\_FTMRD\_SRC\_FPLL:** ftmrd source will be set to fpll
- **CG\_FTMRD\_SRC\_HALF\_FPLL:** ftmrd source will be set to fpll/2
- **CG\_FTMRD\_SRC\_QUARTER\_FPLL:** ftmrd source will be set to fpll/4

**Description:**

This function sets the source of high-resolution PPG clock (ftmrd).

**Return:**

None

#### 4.2.3.33 CG\_GetFtmrdSrc

Get the clock source of high-resolution timer TMRD.

**Prototype:**

CG\_FtmrdSrc

CG\_GetFtmrdSrc(CG\_TmrDUnit **TmrDUnit**)

**Parameters:**

**TmrDUnit**: Select unit for TIMER-D

This parameter can be one of the following values:

**CG\_TMRD\_UNIT\_A**: Select unit A.

**Description:**

This function gets the source of high-resolution PPG clock (ftmrd).

**Return:**

Source of ftmrd:

**CG\_FTMRD\_SRC\_FPLL**: ftmrd source is fpll

**CG\_FTMRD\_SRC\_HALF\_FPLL**: ftmrd source is fpll/2

**CG\_FTMRD\_SRC\_QUARTER\_FPLL**: ftmrd source is fpll/4

**CG\_FTMRD\_SRC\_UNKNOWN**: Invalid data is read

#### 4.2.3.34 CG\_SetTMRDClk

Enable or disable to provide TMRD clock.

**Prototype:**

void

CG\_SetTMRDClk(CG\_TmrDUnit **TmrDUnit**,  
FunctionalState **NewState**)

**Parameters:**

**TmrDUnit**: Select unit for TIMER-D

This parameter can be one of the following values:

**CG\_TMRD\_UNIT\_A**: Select unit A.

**NewState**

**DISABLE**: Enable providing TMRD clock

**ENABLE**: Disable providing TMRD clock

**Description:**

This function enables or disables to provide TMRD clock.

**Return:**

None

#### 4.2.3.35 CG\_GetTMRDClkState

Get the state of TMRD clock.

**Prototype:**

FunctionalState

CG\_GetTMRDClkState(CG\_TmrDUnit **TmrDUnit**)

**Parameters:**

**TmrDUnit**: Select unit for TIMER-D

This parameter can be one of the following values:

**CG\_TMRD\_UNIT\_A**: Select unit A.

**Description:**

This function gets the state of TMRD clock.

**Return:**

State of TMRD clock:

**ENABLE**: Providing TMRD clock is enabled.

**DISABLE**: Providing TMRD clock is disabled.

#### 4.2.3.36 CG\_SetProtectCtrl

Enable or disable to protect CG registers.

**Prototype:**

void

CG\_SetProtectCtrl(FunctionalState **NewState**)

**Parameters:**

**NewState**

- **DISABLE:** < CGPROTECT>= Except 0xC1 Register write disable
- **ENABLE:** < CGPROTECT>=0xC1 Register write enable

**Description:**

This function enables or disables CG registers to be written.

**Return:**

None

#### 4.2.3.37 CG\_SetSTBYReleaseINTSrc

Set the INT source for releasing low power mode.

**Prototype:**

void

```
CG_SetSTBYReleaseINTSrc(CG_INTSrc INTSource,  
                        CG_INTAState ActiveState,  
                        FunctionalState NewState)
```

**Parameters:**

*INTSource*: select the INT source for releasing standby mode

This parameter can be one of the following values:

- **CG\_INT\_SRC\_0:** INT0
- **CG\_INT\_SRC\_1:** INT1
- **CG\_INT\_SRC\_2:** INT2
- **CG\_INT\_SRC\_3:** INT3
- **CG\_INT\_SRC\_4:** INT4
- **CG\_INT\_SRC\_5:** INT5
- **CG\_INT\_SRC\_6:** INT6
- **CG\_INT\_SRC\_7:** INT7
- **CG\_INT\_SRC\_8:** INT8
- **CG\_INT\_SRC\_9:** INT9
- **CG\_INT\_SRC\_A:** INTA
- **CG\_INT\_SRC\_B:** INTB
- **CG\_INT\_SRC\_C:** INTC
- **CG\_INT\_SRC\_D:** INTD
- **CG\_INT\_SRC\_E:** INTE
- **CG\_INT\_SRC\_F:** INTF
- **CG\_INT\_SRC\_10:** INT10
- **CG\_INT\_SRC\_11:** INT11
- **CG\_INT\_SRC\_12:** INT12
- **CG\_INT\_SRC\_13:** INT13
- **CG\_INT\_SRC\_14:** INT14
- **CG\_INT\_SRC\_15:** INT15

- **CG\_INT\_SRC\_INTKWUP0:** INTKWUP0
- **CG\_INT\_SRC\_INTKWUP1:** INTKWUP1
- **CG\_INT\_SRC\_INTKSCAN:** INTKSCAN
- **CG\_INT\_SRC\_INTRTC:** INTRTC
- **CG\_INT\_SRC\_INTPHC00:** INTPHC00
- **CG\_INT\_SRC\_INTPHC01:** INTPHC01
- **CG\_INT\_SRC\_INTPHC0EVRY:** INTPHC0EVRY
- **CG\_INT\_SRC\_INTPHC10:** INTPHC10
- **CG\_INT\_SRC\_INTPHC11:** INTPHC11
- **CG\_INT\_SRC\_INTPHC1EVRY:** INTPHC1EVRY

**ActiveState:** select the active state for release trigger.

When **INTSource** is equal to one of **CG\_INT\_SRC\_0** to **CG\_INT\_SRC\_15**, it can be one of the following values:

- **CG\_INT\_ACTIVE\_STATE\_L:** active on low level
- **CG\_INT\_ACTIVE\_STATE\_H:** active on high level
- **CG\_INT\_ACTIVE\_STATE\_FALLING:** active on falling edge
- **CG\_INT\_ACTIVE\_STATE\_RISING:** active on rising edge
- **CG\_INT\_ACTIVE\_STATE\_BOTH\_EDGES:** active on both edges

When **INTSource** is equal to one of **CG\_INT\_SRC\_INTKWUP0** to

**CG\_INT\_SRC\_INTKWUP1**, it can be one of the following values:

- **CG\_INT\_ACTIVE\_STATE\_H:** active on high level

When **INTSource** is equal to **CG\_INT\_SRC\_INTRTC**, it can be one of the following values:

- **CG\_INT\_ACTIVE\_STATE\_FALLING:** active on falling edge

When **INTSource** is equal to one of the others, it can be one of the following values:

- **CG\_INT\_ACTIVE\_STATE\_RISING:** active on rising edge

**NewState:** enable or disable this release trigger

This parameter can be one of the following values:

- **ENABLE:** clear standby mode when the interrupt occurs and the condition of active state is matched.
- **DISABLE:** do not clear standby mode even though the interrupt occurs and the condition of active state is matched.

**Description:**

This function will set the INT source for releasing standby mode.

**Return:**

None

#### 4.2.3.38 CG\_GetSTBYReleaseINTState

Get the active state of INT source for standby clear request.

**Prototype:**

```
CG_INT_ActiveState  
CG_GetSTBYReleaseINTSrc(CG_INTSrc INTSource)
```

**Parameters:**

*INTSource*: select the release INT source

This parameter can be one of the following values:

- **CG\_INT\_SRC\_0**: INT0
- **CG\_INT\_SRC\_1**: INT1
- **CG\_INT\_SRC\_2**: INT2
- **CG\_INT\_SRC\_3**: INT3
- **CG\_INT\_SRC\_4**: INT4
- **CG\_INT\_SRC\_5**: INT5
- **CG\_INT\_SRC\_6**: INT6
- **CG\_INT\_SRC\_7**: INT7
- **CG\_INT\_SRC\_8**: INT8
- **CG\_INT\_SRC\_9**: INT9
- **CG\_INT\_SRC\_A**: INTA
- **CG\_INT\_SRC\_B**: INTB
- **CG\_INT\_SRC\_C**: INTC
- **CG\_INT\_SRC\_D**: INTD
- **CG\_INT\_SRC\_E**: INTE
- **CG\_INT\_SRC\_F**: INTF
- **CG\_INT\_SRC\_10**: INT10
- **CG\_INT\_SRC\_11**: INT11
- **CG\_INT\_SRC\_12**: INT12
- **CG\_INT\_SRC\_13**: INT13
- **CG\_INT\_SRC\_14**: INT14
- **CG\_INT\_SRC\_15**: INT15
- **CG\_INT\_SRC\_INTKWUP0**: INTKWUP0
- **CG\_INT\_SRC\_INTKWUP1**: INTKWUP1
- **CG\_INT\_SRC\_INTKSCAN**: INTKSCAN
- **CG\_INT\_SRC\_INTRTC**: INTRTC
- **CG\_INT\_SRC\_INTPHC00**: INTPHC00
- **CG\_INT\_SRC\_INTPHC01**: INTPHC01
- **CG\_INT\_SRC\_INTPHC0EVRY**: INTPHC0EVRY
- **CG\_INT\_SRC\_INTPHC10**: INTPHC10
- **CG\_INT\_SRC\_INTPHC11**: INTPHC11
- **CG\_INT\_SRC\_INTPHC1EVRY**: INTPHC1EVRY

**Description:**

This function will get the active state of INT source for standby clear request.

**Return:**

Active state of the input INT

The value returned can be one of the following values:

**CG\_INT\_ACTIVE\_STATE\_L**: active on low level

**CG\_INT\_ACTIVE\_STATE\_H**: active on high level

**CG\_INT\_ACTIVE\_STATE\_FALLING**: active on falling edge

**CG\_INT\_ACTIVE\_STATE\_RISING**: active on rising edge

**CG\_INT\_ACTIVE\_STATE\_BOTH\_EDGES**: active on both edges

#### 4.2.3.39 CG\_ClearINTReq

Clears the input INT request.

**Prototype:**

void

CG\_ClearINTReq(CG\_INTSrc **INTSource**)

**Parameters:**

**INTSource**: select the release INT source.

This parameter can be one of the following values:

- **CG\_INT\_SRC\_0**: INT0
- **CG\_INT\_SRC\_1**: INT1
- **CG\_INT\_SRC\_2**: INT2
- **CG\_INT\_SRC\_3**: INT3
- **CG\_INT\_SRC\_4**: INT4
- **CG\_INT\_SRC\_5**: INT5
- **CG\_INT\_SRC\_6**: INT6
- **CG\_INT\_SRC\_7**: INT7
- **CG\_INT\_SRC\_8**: INT8
- **CG\_INT\_SRC\_9**: INT9
- **CG\_INT\_SRC\_A**: INTA
- **CG\_INT\_SRC\_B**: INTB
- **CG\_INT\_SRC\_C**: INTC
- **CG\_INT\_SRC\_D**: INTD
- **CG\_INT\_SRC\_E**: INTE
- **CG\_INT\_SRC\_F**: INTF
- **CG\_INT\_SRC\_10**: INT10
- **CG\_INT\_SRC\_11**: INT11
- **CG\_INT\_SRC\_12**: INT12
- **CG\_INT\_SRC\_13**: INT13
- **CG\_INT\_SRC\_14**: INT14
- **CG\_INT\_SRC\_15**: INT15
- **CG\_INT\_SRC\_INTKWUP0**: INTKWUP0

- **CG\_INT\_SRC\_INTKWUP1:** INTKWUP1
- **CG\_INT\_SRC\_INTKSCAN:** INTKSCAN
- **CG\_INT\_SRC\_INTRTC:** INTRTC
- **CG\_INT\_SRC\_INTPHC00:** INTPHC00
- **CG\_INT\_SRC\_INTPHC01:** INTPHC01
- **CG\_INT\_SRC\_INTPHC0EVRY:** INTPHC0EVRY
- **CG\_INT\_SRC\_INTPHC10:** INTPHC10
- **CG\_INT\_SRC\_INTPHC11:** INTPHC11
- **CG\_INT\_SRC\_INTPHC1EVRY:** INTPHC1EVRY
- 

**Description:**

This function will clear the INT request for releasing standby mode.

**Return:**

None

#### 4.2.3.40 CG\_GetResetFlag

Get the reset flag that shows the trigger of reset and clear the reset flag

**Prototype:**

CG\_ResetFlag

CG\_GetResetFlag(void)

**Parameters:**

None

**Description:**

This function gets the reset flag showing what triggered reset.

**Return:**

Reset flag:

**PowerOnReset1** (Bit0) Reset by power on reset

**PinReset** (Bit1) Reset by reset pin

**WDTReset** (Bit 2) means reset from WDT.

**STOP2Reset**(Bit3) means reset flag by STOP2 mode release

**SYSReset**(Bit4) Reset by SYSResetREQ

**PowerOnReset2** (Bit6) Reset by power on reset

#### 4.2.3.41 CG\_SetPeriphClkSupply

Enable or disable supplying clock Fc for PSC and ADC(unit A, B, C).

**Prototype:**

```
void  
CG_SetPeriphClkSupply (uint32_t Periph, FunctionalState NewState)
```

**Parameters:**

**Periph**: The target peripheral that CG supplies fc for

- **CG\_PSC\_CLK\_SUPPLY**: PSC clock supply
- **CG\_ADC\_C\_CLK\_SUPPLY**: ADC unit C clock supply
- **CG\_ADC\_B\_CLK\_SUPPLY**: ADC unit B clock supply
- **CG\_ADC\_A\_CLK\_SUPPLY**: ADC unit A clock supply

**NewState**: New state of clock Fc supply setting.

**DISABLE**: Enable supplying clock Fc

**ENABLE**: Disable supplying clock Fc

**Description:**

This function enables or disables supplying clock Fc for PSC and ADC (unit A, B, C).

**Return:**

None

#### 4.2.3.42 CG\_SetFclkPeriphA

Enable or disable supplying clock fclk to modules group A.

**Prototype:**

```
void  
CG_SetFclkPeriphA(uint32_t Periph, FunctionalState NewState)
```

**Parameters:**

**Periph**: The target peripheral that CG supplies clock fclk for

This parameter can be one of the following values or their combination:

- **FCLK\_A\_TMRB10**: Clock supply control for TMRB channel 10
- **FCLK\_A\_TMRB11**: Clock supply control for TMRB channel 11
- **FCLK\_A\_TMRB12**: Clock supply control for TMRB channel 12
- **FCLK\_A\_TMRB13**: Clock supply control for TMRB channel 13
- **FCLK\_A\_TMRB14**: Clock supply control for TMRB channel 14
- **FCLK\_A\_TMRB15**: Clock supply control for TMRB channel 15
- **FCLK\_A\_TMRB16**: Clock supply control for TMRB channel 16
- **FCLK\_A\_TMRB17**: Clock supply control for TMRB channel 17
- **FCLK\_A\_TMRB18**: Clock supply control for TMRB channel 18
- **FCLK\_A\_TMRB19**: Clock supply control for TMRB channel 19
- **FCLK\_A\_DAC0** : Clock supply control for DAC channel 0
- **FCLK\_A\_DAC1** : Clock supply control for DAC channel 1
- **FCLK\_A\_EBIF** : Clock supply control for EBIF

- **FCLK\_A\_UART0** : Clock supply control for UART channel 0
- **FCLK\_A\_UART1** : Clock supply control for UART channel 1
- **FCLK\_A\_DMACA** : Clock supply control for DMAC Unit A
- **FCLK\_A\_DMACB** : Clock supply control for DMAC Unit B
- **FCLK\_A\_DMACC** : Clock supply control for DMAC Unit C
- **FCLK\_A\_PORTA** : Clock supply control for port A
- **FCLK\_A\_PORTB** : Clock supply control for port B
- **FCLK\_A\_PORTC** : Clock supply control for port C
- **FCLK\_A\_PORTD** : Clock supply control for port D
- **FCLK\_A\_PORTE** : Clock supply control for port E
- **FCLK\_A\_PORTF** : Clock supply control for port F
- **FCLK\_A\_PORTG** : Clock supply control for port G
- **FCLK\_A\_PORTH** : Clock supply control for port H
- **FCLK\_A\_PORTJ** : Clock supply control for port J
- **FCLK\_A\_PORTK** : Clock supply control for port K
- **FCLK\_A\_PORTL** : Clock supply control for port L
- **FCLK\_A\_PORTM** : Clock supply control for port M
- **FCLK\_A\_PORTN** : Clock supply control for port N
- **FCLK\_A\_ALL** : Clock supply control for all

**NewState:** New state of clock supply setting.

**DISABLE:** Enable supplying clock

**ENABLE:** Disable supplying clock

**Description:**

This function enables or disables supplying clock fclk to modules group A

**Return:**

None

#### 4.2.3.43 CG\_SetFclkPeriphB

Enable or disable supplying clock fclk to modules group B.

**Prototype:**

void

CG\_SetFclkPeriphB(uint32\_t **Periph**, FunctionalState **NewState**)

**Parameters:**

**Periph:** The target peripheral that CG supplies clock fclk for

This parameter can be one of the following values or their combination:

- **FCLK\_B\_PORTP** : Clock supply control for port P
- **FCLK\_B\_PORTR** : Clock supply control for port R
- **FCLK\_B\_PORTT** : Clock supply control for port T

- **FCLK\_B\_PORTU** : Clock supply control for port U
- **FCLK\_B\_PORTV** : Clock supply control for port V
- **FCLK\_B\_PORTW** : Clock supply control for port W
- **FCLK\_B\_PORTY** : Clock supply control for port Y
- **FCLK\_B\_PORTAA**: Clock supply control for port AA
- **FCLK\_B\_PORTAB**: Clock supply control for port AB
- **FCLK\_B\_PORTAC**: Clock supply control for port AC
- **FCLK\_B\_PORTAD**: Clock supply control for port AD
- **FCLK\_B\_PORTAE**: Clock supply control for port AE
- **FCLK\_B\_PORTAF**: Clock supply control for port AF
- **FCLK\_B\_PORTAG**: Clock supply control for port AG
- **FCLK\_B\_PORTAH**: Clock supply control for port AH
- **FCLK\_B\_PORTAJ**: Clock supply control for port AJ
- **FCLK\_B\_ADCA** : Clock supply control for ADC Unit A
- **FCLK\_B\_ADCB** : Clock supply control for ADC Unit B
- **FCLK\_B\_ADCC** : Clock supply control for ADC Unit C
- **FCLK\_B\_EPHC** : Clock supply control for EPHC
- **FCLK\_B\_SBI** : Clock supply control for SBI
- **FCLK\_B\_WDT** : Clock supply control for WDT
- **FCLK\_B\_ALL** : Clock supply control for all

**NewState:** New state of clock supply setting.

**DISABLE:** Enable supplying clock

**ENABLE:** Disable supplying clock

**Description:**

This function enables or disables supplying clock fclk to modules group B

**Return:**

None

#### 4.2.3.44 CG\_SetFcPeriphA

Enable or disable supplying clock fc to modules group A

**Prototype:**

void

CG\_SetFcPeriphA(uint32\_t *Periph*, FunctionalState *NewState*)

**Parameters:**

**Periph:** The target peripheral that CG supplies clock fclk for

This parameter can be one of the following values or their combination:

- **FC\_A\_ESIO0** : Clock supply control for ESIO channel 0
- **FC\_A\_ESIO1** : Clock supply control for ESIO channel 1

- 
- **FC\_A\_ESIO2** : Clock supply control for ESIO channel 2
  - **FC\_A\_TMRD** : Clock supply control for TMRD
  - **FC\_A\_SIO\_UART0** : Clock supply control for SIO/UART channel 0
  - **FC\_A\_SIO\_UART1** : Clock supply control for SIO/UART channel 1
  - **FC\_A\_SIO\_UART2** : Clock supply control for SIO/UART channel 2
  - **FC\_A\_SIO\_UART3** : Clock supply control for SIO/UART channel 3
  - **FC\_A\_SIO\_UART4** : Clock supply control for SIO/UART channel 4
  - **FC\_A\_SIO\_UART5** : Clock supply control for SIO/UART channel 5
  - **FC\_A\_TMRB00** : Clock supply control for TMRB channel 00
  - **FC\_A\_TMRB01** : Clock supply control for TMRB channel 01
  - **FC\_A\_TMRB02** : Clock supply control for TMRB channel 02
  - **FC\_A\_TMRB03** : Clock supply control for TMRB channel 03
  - **FC\_A\_TMRB04** : Clock supply control for TMRB channel 04
  - **FC\_A\_TMRB05** : Clock supply control for TMRB channel 05
  - **FC\_A\_TMRB06** : Clock supply control for TMRB channel 06
  - **FC\_A\_TMRB07** : Clock supply control for TMRB channel 07
  - **FC\_A\_TMRB08** : Clock supply control for TMRB channel 08
  - **FC\_A\_TMRB09** : Clock supply control for TMRB channel 09
  - **FC\_A\_TMRCCAP0** : Clock supply control for TMRC capture channel 0
  - **FC\_A\_TMRCCAP1** : Clock supply control for TMRC capture channel 1
  - **FC\_A\_TMRCCAP2** : Clock supply control for TMRC capture channel 2
  - **FC\_A\_TMRCCAP3** : Clock supply control for TMRC capture channel 3
  - **FC\_A\_TMRCCMP0** : Clock supply control for channel 0 in TMRC compare circuit
  - **FC\_A\_TMRCCMP1** : Clock supply control for channel 1 in TMRC compare circuit
  - **FC\_A\_TMRCCMP2** : Clock supply control for channel 2 in TMRC compare circuit
  - **FC\_A\_TMRCCMP3** : Clock supply control for channel 3 in TMRC compare circuit
  - **FC\_A\_TMRCCMP4** : Clock supply control for channel 4 in TMRC compare circuit
  - **FC\_A\_TMRCCMP5** : Clock supply control for channel 5 in TMRC compare circuit
  - **FC\_A\_TMRCCMP6** : Clock supply control for channel 6 in TMRC compare circuit
  - 
  - **FC\_A\_TMRCCMP7** : Clock supply control for channel 7 in TMRC compare circuit
  - **FC\_A\_ALL** : Clock supply control for all

**NewState:** New state of clock supply setting.

**DISABLE:** Enable supplying clock

**ENABLE:** Disable supplying clock

**Description:**

This function enables or disables supplying clock fc to modules group A

**Return:**

None

#### 4.2.3.45 CG\_SetFcPeriphB

Enable or disable supplying clock fc to modules group B.

**Prototype:**

void

CG\_SetFcPeriphB (uint32\_t **Periph**, FunctionalState **NewState**)

**Parameters:**

**Periph:** The target peripheral that CG supplies clock fc for

This parameter can be one of the following values or their combination:

- **FCLK\_B\_TMRCTBT** : Clock supply control for TBTcircuit of TMRC

**NewState:** New state of clock supply setting.

**DISABLE:** Enable supplying clock

**ENABLE:** Disable supplying clock

**Description:**

This function enables or disables supplying clock fc to modules group B

**Return:**

None

### 4.2.4 Data Structure Description

#### 4.2.4.1 CG\_ResetFlag

**Data Fields:**

uint32\_t

**All** specifies CG reset source.

**Bit Fields:**

uint32\_t

**PowerOnReset1**(Bit0)      Reset by power on reset

uint32\_t

**PinReset** (Bit1)      Reset by reset pin

```
uint32_t  
WDTReset(Bit2)      Reset from WDT  
uint32_t  
STOP2Reset(Bit3)     Reset flag by STOP2 mode release  
uint32_t  
SYSReset (Bit4)      Reset by SYSResetREQ  
uint32_t  
Reserved1 (Bit5)     Reserved  
uint32_t  
PowerOnReset2(Bit6)   Reset by power on reset  
uint32_t  
Reserved2 (Bit7~bit31) Reserved
```

## 5. DAC

### 5.1 Overview

#### Features

- A high-resolution, 10-bit DA converter is built in.
- Built in full range buffer amplifier.
- Built in power down function.

All driver APIs are contained in /Libraries/TX04\_Periph\_Driver/src/tmpm440\_dac.c, with /Libraries/TX04\_Periph\_Driver/inc/tmpm440\_dac.h containing the macros, data types, structures and API definitions for use by applications.

## 5.2 API Functions

### 5.2.1 Function List

- ◆ void DAC\_SetOutputCode(TSB\_DA\_TypeDef \* **DACx**,uint16\_t **OutputCode**);
- ◆ void DAC\_Start(TSB\_DA\_TypeDef \* **DACx**);
- ◆ void DAC\_Stop(TSB\_DA\_TypeDef \* **DACx**);
- ◆ void DAC\_SetVOutHoldTime(TSB\_DA\_TypeDef \* **DACx**);

### 5.2.2 Detailed Description

Functions listed above can be divided into two parts:

- 1) Configure the DAC channel and set output value  
DAC\_SetOutputCode(), DAC\_SetVOutHoldTime()
- 2) Start and stop control  
DAC\_Start(), DAC\_Stop()

### 5.2.3 Function Documentation

**Note:** in all of the following APIs, unless otherwise specified, the parameter: “TSB\_DA\_TypeDef

\* **DACx**” can be one of the following values:

**TSB\_DAA, TSB\_DAB**

#### 5.2.3.1 **DAC\_SetOutputCode**

Set output code for the specified DAC channel.

**Prototype:**

```
void  
DAC_SetOutputCode(TSB_DA_TypeDef * DACx,  
                  uint16_t OutputCode)
```

**Parameters:**

*DACx* is the specified DAC channel.

*OutputCode* is the value which will be converted to analog output. And its bit width is 10, so its max value is 0x3ff.

**Description:**

This function sets the output code for the specified DAC channel, which will be converted to analog output.

**Return:**

None

### 5.2.3.2 DAC\_Start

Start the operation of the specified DAC channel

**Prototype:**

```
void  
DAC_Start(TSB_DA_TypeDef * DACx);
```

**Parameters:**

*DACx* is the specified DAC channel.

**Description:**

This function will start the Digital to Analog converting operation of the specified DAC channel.

**Return:**

None

### 5.2.3.3 DAC\_Stop

Stop the operation of the specified DAC channel

**Prototype:**

```
void  
DAC_Stop(TSB_DA_TypeDef * DACx);
```

**Parameters:**

**DACx** is the specified DAC channel.

**Description:**

This function will stop the Digital to Analog converting operation of the specified DAC channel.

**Return:**

None

#### **5.2.3.4 DAC\_SetVOutHoldTime**

Adjust VOut holdtime.

**Prototype:**

```
void  
DAC_SetVOutHoldTime(TSB_DA_TypeDef * DACx);
```

**Parameters:**

**DACx** is the specified DAC channel.

**Description:**

Adjust VOut holdtime.

**Return:**

None

#### **5.2.4 Data Structure Description**

None

## 6. DMAC

### 6.1 Overview

TOSHIBA TMPM440 has three DMA controllers(UNITA, UNITB, UNITC) controlled by DMA request select registers, and each DMA controller has two channels. Each channel can operate in one of four transferring types (memory to memory, memory to peripheral, peripheral to memory, peripheral to peripheral). The priority of UNITA is highest and UNITB higher than UNITC. The priority of channel 0 is higher than channel 1.

The DMA driver APIs provide a set of functions to configure DMAC, including such parameters as source address, source address incremented state, transfer source bit width, transfer source burst size, destination address, destination address incremented state, transfer destination bit width, transfer destination burst size, transfer size, transfer direction, transfer peripheral and transfer interrupt state and so on.

This driver is contained in \Libraries\TX04\_Periph\_Driver\src\tmpm440\_dmac.c, with \Libraries\TX04\_Periph\_Driver\inc\tmpm440\_dmac.h containing the API definitions for use by applications.

### 6.2 API Functions

#### 6.2.1 Function List

- void DMAC\_Enable(TSB\_DMAC\_TypeDef \* **DMACx**);
- void DMAC\_Disable(TSB\_DMAC\_TypeDef \* **DMACx**);
- DMAC\_INTReq DMAC\_GetINTReq(TSB\_DMAC\_TypeDef \* **DMACx**);
- DMAC\_TxINTReq DMAC\_GetTxINTReq(TSB\_DMAC\_TypeDef \* **DMACx**,  
DMAC\_Channel **Chx**);
- void DMAC\_ClearTxINTReq(TSB\_DMAC\_TypeDef \* **DMACx**, DMAC\_Channel **Chx**,  
DMAC\_INTSrc **INTSource**);
- DMAC\_TxINTReq DMAC\_GetRawTxINTReq(TSB\_DMAC\_TypeDef \* **DMACx**,  
DMAC\_Channel **Chx**);
- WorkState DMAC\_GetChannelTxState(TSB\_DMAC\_TypeDef \* **DMACx**, DMAC\_Channel  
**Chx**);
- void DMACA\_SetSWBurstReq(DMACA\_ReqNum **BurstReq**);
- void DMACB\_SetSWBurstReq(DMACB\_ReqNum **BurstReq**);
- void DMACC\_SetSWBurstReq(DMACC\_ReqNum **BurstReq**);
- DMAC\_BurstReqState DMAC\_GetSWBurstReqState(TSB\_DMAC\_TypeDef \* **DMACx**);
- void DMACB\_SetSWSingleReq(DMACB\_ReqNum **SingleReq**);

- 
- void DMACC\_SetSWSingleReq(DMACC\_ReqNum **SingleReq**);
  - DMAC\_SingleReqState DMAC\_GetSWSingleReqState(TSB\_DMAC\_TypeDef \* **DMACx**);
  - void DMAC\_SetLinkedList(TSB\_DMAC\_TypeDef \* **DMACx**, DMAC\_Channel **Chx**, uint32\_t **LinkedAddr**);
  - WorkState DMAC\_GetFIFOState(TSB\_DMAC\_TypeDef \* **DMACx**, DMAC\_Channel **Chx**);
  - void DMAC\_SetDMAHalt(TSB\_DMAC\_TypeDef \* **DMACx**, DMAC\_Channel **Chx**, FunctionalState **NewState**);
  - void DMAC\_SetLockedTx(TSB\_DMAC\_TypeDef \* **DMACx**, DMAC\_Channel **Chx**, FunctionalState **NewState**)
  - void DMAC\_SetTxINTConfig(TSB\_DMAC\_TypeDef \* **DMACx**, DMAC\_Channel **Chx**, DMAC\_INTSrc **INTSource**, FunctionalState **NewState**);
  - void DMAC\_SetDMAChannel(TSB\_DMAC\_TypeDef \* **DMACx**, DMAC\_Channel **Chx**, FunctionalState **NewState**);
  - void DMAC\_Init(TSB\_DMAC\_TypeDef \* **DMACx**, DMAC\_Channel **Chx**, DMAC\_InitTypeDef \* **InitStruct**);

## 6.2.2 Detailed Description

Functions listed above can be divided into five parts:

- 1) The DMAC basic configure are handled by the DMAC\_Enable(),DMAC\_Disable(),DMAC\_SetDMAChannel() and DMAC\_Init() functions.
- 2) To get DMA transfer interrupt state, FIFO or DMA channel state are handled by DMAC\_GetINTReq(),DMAC\_GetTxINTReq(),DMAC\_GetRawTxINTReq(), DMAC\_GetChannelTxState() and DMAC\_GetFIFOState().
- 3) To set DMA interrupt and clear DMA interrupt request are handled by DMAC\_ClearTxINTReq() and DMAC\_SetTxINTConfig().
- 4) To set DMA software request and get DMA software request are handled by DMACA\_SetSWBurstReq(),DMACB\_SetSWBurstReq(),DMACC\_SetSWBurstReq(),DMAC \_GetSWBurstReqState(),DMACB\_SetSWSingleReq(),DMACC\_SetSWSingleReq(),DMAC \_SetLinkedList and DMAC\_GetSWSingleReqState().
- 5) DMAC\_SetDMAHalt () and DMAC\_SetLockedTx() handle other specified functions.

## 6.2.3 Function Documentation

### 6.2.3.1 DMAC\_Enable

Enable the DMA circuit.

**Prototype:**

void

DMAC\_Enable(TSB\_DMAC\_TypeDef \* **DMACx**);

**Parameters:**

**DMACx** is the specified DMA Unit, which can be one of:

- **DMAC\_UNIT\_A** for DMA UNIT A,
- **DMAC\_UNIT\_B** for DMA UNIT B.
- **DMAC\_UNIT\_C** for DMA UNIT C.

**Description:**

This function will Enable UNIT A circuit when **DMACx** is **DMAC\_UNIT\_A** and Enable UNIT B circuit when **DMACx** is **DMAC\_UNIT\_B** and Enable UNIT C circuit when **DMACx** is **DMAC\_UNIT\_C**

**Notes:**

If use the DMAC module, this function should be called firstly to keeps the DMA circuit operating. Since the registers for the DMA circuit cannot be written or read unless the DMA circuit operates.

**Return:**

None

### 6.2.3.2 DMAC\_Disable

Disable the DMA circuit.

**Prototype:**

void

DMAC\_Disable(TSB\_DMAC\_TypeDef \* **DMACx**);

**Parameters:**

**DMACx** is the specified DMA Unit, which can be one of:

- **DMAC\_UNIT\_A** for DMA UNIT A,
- **DMAC\_UNIT\_B** for DMA UNIT B.
- **DMAC\_UNIT\_C** for DMA UNIT C.

**Description:**

This function will disable UNIT A circuit when **DMACx** is **DMAC\_UNIT\_A** and Enable UNIT B circuit when **DMACx** is **DMAC\_UNIT\_B** and Enable UNIT C circuit when **DMACx** is **DMAC\_UNIT\_C**.

**Return:**

None

### 6.2.3.3 DMAC\_GetINTReq

Get DMA Channel interrupt request state.

**Prototype:**

```
DMAC_INTReq  
DMAC_GetINTReq(TSB_DMAC_TypeDef * DMACx);
```

**Parameters:**

**DMACx** is the specified DMA Unit, which can be one of:

- **DMAC\_UNIT\_A** for DMA UNIT A,
- **DMAC\_UNIT\_B** for DMA UNIT B.
- **DMAC\_UNIT\_C** for DMA UNIT C.

**Description:**

This function will get UNIT A interrupt request state when **DMACx** is **DMAC\_UNIT\_A** and get UNIT B interrupt request state when **DMACx** is **DMAC\_UNIT\_B** and get UNIT C interrupt request state when **DMACx** is **DMAC\_UNIT\_C**.

**Return:**

The state of interrupt request.

#### 6.2.3.4 DMAC\_GetTxINTReq

Get the specified DMA Channel transfer interrupt request state.

**Prototype:**

```
DMAC_TxINTReq  
DMAC_GetTxINTReq(TSB_DMAC_TypeDef * DMACx,  
                  DMAC_Channel Chx);
```

**Parameters:**

**DMACx** is the specified DMA Unit, which can be one of:

- **DMAC\_UNIT\_A** for DMA UNIT A,
- **DMAC\_UNIT\_B** for DMA UNIT B.
- **DMAC\_UNIT\_C** for DMA UNIT C.

**Chx** is the specified DMA channel, which can be one of:

- **DMAC\_CHANNEL\_0** for DMA channel 0,
- **DMAC\_CHANNEL\_1** for DMA channel 1.

**Description:**

This function will get specified UNIT channel 0 transfer interrupt state when **Chx** is **DMAC\_CHANNEL\_0** and get specified UNIT channel 1 transfer interrupt state when **Chx** is **DMAC\_CHANNEL\_1**.

**Return:**

The request states of DMA transfer interrupt.

The value returned can be one of the followings:

**DMAC\_TX\_NO\_REQ** means there is no transfer interrupt request,

**DMAC\_TX\_END\_REQ** means there is a transfer end interrupt request,

**DMAC\_TX\_ERR\_REQ** means there is a transfer error interrupt request,

**DMAC\_TX\_REQS** means there is more than one interrupt request.

### 6.2.3.5 DMAC\_ClearTxINTReq

Clear the transfer interrupt request.

**Prototype:**

void

```
DMAC_ClearTxINTReq(TSB_DMAC_TypeDef * DMACx,  
                     DMAC_Channel Chx,  
                     DMAC_INTSrc INTSource);
```

**Parameters:**

**DMACx** is the specified DMA Unit, which can be one of:

- **DMAC\_UNIT\_A** for DMA UNIT A,
- **DMAC\_UNIT\_B** for DMA UNIT B.
- **DMAC\_UNIT\_C** for DMA UNIT C.

**Chx** is the specified DMA channel, which can be one of:

- **DMAC\_CHANNEL\_0** for DMA channel 0,
- **DMAC\_CHANNEL\_1** for DMA channel 1.

**INTSource**: select the release INT source, which can be one of:

- **DMAC\_INT\_TX\_END** for DMA transfer end interrupt,
- **DMAC\_INT\_TX\_ERR** for DMA transfer error interrupt.

**Description:**

This function will clear the transfer interrupt request. When **INTSource** is **DMAC\_INT\_TX\_END**, this function will clear DMA transfer end interrupt request.

When **INTSource** is **DMAC\_INT\_TX\_ERR**, this function will clear DMA transfer error interrupt request.

**Return:**

None

### 6.2.3.6 DMAC\_GetRawTxINTReq

Get the specified DMA Channel transfer raw interrupt request state.

**Prototype:**

```
DMAC_TxINTReq  
DMAC_GetRawTxINTReq(TSB_DMAC_TypeDef * DMACx,  
                      DMAC_Channel Chx);
```

**Parameters:**

**DMACx** is the specified DMA Unit, which can be one of:

- **DMAC\_UNIT\_A** for DMA UNIT A,
- **DMAC\_UNIT\_B** for DMA UNIT B.
- **DMAC\_UNIT\_C** for DMA UNIT C.

**Chx** is the specified DMA channel, which can be one of:

- **DMAC\_CHANNEL\_0** for DMA channel 0,
- **DMAC\_CHANNEL\_1** for DMA channel 1.

**Description:**

This function will get specified UNIT channel 0 transfer raw interrupt state when **Chx** is **DMAC\_CHANNEL\_0** and get specified UNIT channel 1 transfer raw interrupt state when **Chx** is **DMAC\_CHANNEL\_1**.

**Return:**

The request states of DMA transfer raw interrupt.

The value returned can be one of the followings:

- DMAC\_TX\_NO\_REQ** means there is no transfer raw interrupt request,
- DMAC\_TX\_END\_REQ** means there is a transfer end interrupt request,
- DMAC\_TX\_ERR\_REQ** means there is a transfer error interrupt request,
- DMAC\_TX\_REQS** means there is more than one interrupt request.

### 6.2.3.7 DMAC\_GetChannelTxState

Get the specified DMA Channel transfer state.

**Prototype:**

```
WorkState  
DMAC_GetChannelTxState(TSB_DMAC_TypeDef * DMACx,  
                       DMAC_Channel Chx);
```

**Parameters:**

**DMACx** is the specified DMA Unit, which can be one of:

- **DMAC\_UNIT\_A** for DMA UNIT A,
- **DMAC\_UNIT\_B** for DMA UNIT B.
- **DMAC\_UNIT\_C** for DMA UNIT C.

**Chx** is the specified DMA channel, which can be one of:

- **DMAC\_CHANNEL\_0** for DMA channel 0,
- **DMAC\_CHANNEL\_1** for DMA channel 1.

**Description:**

This function will get specified UNIT channel 0 transfer state when **Chx** is **DMAC\_CHANNEL\_0**, and get specified UNIT channel 1 transfer state when **Chx** is **DMAC\_CHANNEL\_1**. If return value is **BUSY**, meaning the DMA channel is enabled and data transmission is in progress. If return value is **DONE**, meaning DMA channel is disabled and data transmission is complete.

**Return:**

The DMA transfer status.

The value returned can be one of the followings:

**BUSY** or **DONE**

### 6.2.3.8 DMACA\_SetSWBurstReq

Set DMACA burst transfer requests by software.

**Prototype:**

void

DMACA\_SetSWBurstReq(DMACA\_ReqNum **BurstReq**);

**Parameters:**

**BurstReq**: Select burst request number, which can be one of:

- **DMACA\_ESIO0\_RX** for ESIO0 Reception,
- **DMACA\_ESIO0\_TX** for ESIO0 Transmission,
- **DMACA\_NORMAL\_UNITA\_ADC** normal UNITA A/D Conversion End,
- **DMACA\_SIO3\_UART3\_RX** for SIO3/UART3 Reception,
- **DMACA\_SIO3\_UART3\_TX** for SIO3/UART3 Transmission,
- **DMACA\_SIO0\_UART0\_RX** for SIO0/UART0 Reception,
- **DMACA\_SIO0\_UART0\_TX** for SIO0/UART0 Transmission,
- **DMACA\_TMRB00\_CMP\_MATCH** for TMRB0 compare match,
- **DMACA\_TMRB04\_CMP\_MATCH** for TMRB4 compare match,
- **DMACA\_TMRB10\_CMP\_MATCH** for TMRB10 compare match,
- **DMACA\_TMRB14\_CMP\_MATCH** for TMRB14 compare match,
- **DMACA\_TMRC\_CMP0\_MATCH** for TMRC0 compare match,

- **DMACA\_TMRC\_CMP1\_MATCH** for TMRB1 compare match,
- **DMACA\_HIGHEST\_UNITA\_ADC** for Top priority UNITA A/D Conversion End,
- **DMACA\_PHCNT0\_CMP0\_MATCH** for PHCNT0 compare match,
- **DMACA\_PIN** FOR DREQA PIN.

**Description:**

This function will set DMACA burst transfer requests by software. Execute DMACA requests by software and hardware peripheral at the same time is prohibitive.

**Return:**

None

### 6.2.3.9 DMACB\_SetSWBurstReq

Set DMACB burst transfer requests by software.

**Prototype:**

void

DMACB\_SetSWBurstReq(DMACB\_ReqNum *BurstReq*);

**Parameters:**

*BurstReq*: Select burst request number, which can be one of:

- **DMACB\_ESIO1\_RX** for ESIO1 Reception,
- **DMACB\_ESIO1\_TX** for ESIO0 Transmission,
- **DMACB\_NORMAL\_UNITB\_ADC** normal UNITB A/D Conversion End,
- **DMACB\_SIO4\_UART4\_RX** for SIO4/UART4 Reception,
- **DMACB\_SIO4\_UART4\_TX** for SIO4/UART4 Transmission,
- **DMACB\_SIO1\_UART1\_RX** for SIO1/UART1 Reception,
- **DMACB\_SIO1\_UART1\_TX** for SIO1/UART1 Transmission,
- **DMACB\_UART0\_RX** for UART0 Reception,
- **DMACB\_UART0\_TX** for UART0 Transmission,
- **DMACB\_TMRB08\_CAPTURE0** for TIMERB8 capture interrupt,
- **DMACB\_TMRC0\_CAPTURE0** for TIMERC0 capture0 interrupt,
- **DMACB\_TMRC0\_CAPTURE1** for TIMERC0 capture1 interrupt,
- **DMACB\_HIGHEST\_UNITB\_ADC** for Top priority UNITB A/D Conversion End,
- **DMACB\_PCNT1\_CMP0\_MATCH** for PCNT1 capture0 match,
- **DMACB\_TMRD0\_CMP\_MATCH** for TIMERD0 capture match
- **DMACB\_PIN** FOR DREQB PIN,

**Description:**

This function will set DMACB burst transfer requests by software. Execute DMACB requests by software and hardware peripheral at the same time is prohibitive.

**Return:**

None

### 6.2.3.10 DMACC\_SetSWBurstReq

Set DMACC burst transfer requests by software.

**Prototype:**

void

DMACC\_SetSWBurstReq(DMACC\_ReqNum *BurstReq*);

**Parameters:**

*BurstReq*: Select burst request number, which can be one of:

- DMACC\_ESIO2\_RX for ESIO2 Reception,
- DMACC\_ESIO2\_TX for ESIO2 Transmission,
- DMACC\_NORMAL\_UNITC\_ADC normal UNITC A/D Conversion End,
- DMACC\_SIO5\_UART5\_RX for SIO5/UART5 Reception,
- DMACC\_SIO5\_UART5\_TX for SIO5/UART5 Transmission,
- DMACC\_SIO2\_UART2\_RX for SIO2/UART2 Reception,
- DMACC\_SIO2\_UART2\_TX for SIO2/UART2 Transmission,
- DMACC\_UART1\_RX for UART1 Reception,
- DMACC\_UART1\_TX for UART1 Transmission,
- DMACC\_TMRB19\_CAPTURE0 for TIMERC19 capture interrupt,
- DMACC\_TMRC0\_CAPTURE2 for TMERC0 capture2 interrupt,
- DMACC\_TMRC0\_CAPTURE3 for TMERC0 capture3 interrupt,
- DMACC\_HIGHEST\_UNITC\_ADC for Top priority UNITC A/D Conversion End,
- DMACC\_PHCP\_CYCLE0 for PHCP cycle0 interrupt,
- DMACC\_TMRD10\_CMP\_MATCH for TIMERD10 capture match
- DMACC\_PIN FOR DREQC PIN,

**Description:**

This function will set DMACC burst transfer requests by software. Execute DMACC requests by software and hardware peripheral at the same time is prohibitive.

**Return:**

None

### 6.2.3.11 DMAC\_GetSWBurstReqState

Get DMA software burst request state.

**Prototype:**

DMAC\_BurstReqState

DMAC\_GetSWBurstReqState(TSB\_DMAC\_TypeDef \* *DMACx*);

**Parameters:**

*DMACx* is the specified DMA Unit, which can be one of:

- **DMAC\_UNIT\_A** for DMA UNIT A,
- **DMAC\_UNIT\_B** for DMA UNIT B.
- **DMAC\_UNIT\_C** for DMA UNIT C.

**Description:**

This function will get specified UNIT software burst request state.

**Return:**

The DMA burst request status.

### 6.2.3.12 DMACB\_SetSWSingleReq

Set DMA single transfer requests by software.

**Prototype:**

void

DMACB\_SetSWSingleReq(DMACB\_ReqNum *SingleReq*);

**Parameters:**

*SingleReq*: Select burst request number, which can be:

- **DMACB\_UART0\_RX** for UART0 Reception,
- **DMACB\_UART0\_TX** for UART0 Transmission,

**Description:**

This function will set DMACB single transfer requests by software. Execute DMACB requests by software and hardware peripheral at the same time is prohibitive.

**Return:**

None

### 6.2.3.13 DMACC\_SetSWSingleReq

Set DMA single transfer requests by software.

**Prototype:**

```
void  
DMACC_SetSWSingleReq(DMACC_ReqNum SingleReq);
```

**Parameters:**

*SingleReq*: Select burst request number, which can be:

- **DMACC\_UART1\_RX** for UART1 Reception,
- **DMACC\_UART1\_TX** for UART1 Transmission,

**Description:**

This function will set DMACC single transfer requests by software. Execute DMACC requests by software and hardware peripheral at the same time is prohibitive.

**Return:**

None

### 6.2.3.14 DMAC\_GetSWSingleReqState

Get DMA software single request state.

**Prototype:**

```
DMAC_SingleReqState  
DMAC_GetSWSingleReqState(TSB_DMAC_TypeDef * DMACx);
```

**Parameters:**

*DMACx* is the specified DMA Unit, which can be one of:

- **DMAC\_UNIT\_B** for DMA UNIT B,
- **DMAC\_UNIT\_C** for DMA UNIT C.

**Description:**

This function will get specified UNIT software single request state.

**Return:**

The DMA single request status.

### 6.2.3.15 DMAC\_SetLinkedList

Set specified DMA Channel Linked List Item Register.

**Prototype:**

```
void  
DMAC_SetLinkedList(TSB_DMAC_TypeDef * DMACx,  
                    DMAC_Channel Chx,  
                    uint32_t LinkedAddr);
```

**Parameters:**

**Chx** is the specified DMA channel, which can be one of:

- **DMAC\_CHANNEL\_0** for DMA channel 0,
- **DMAC\_CHANNEL\_1** for DMA channel 1.

**LinkedAddr**: The start address of the next transfer information.

Max 0xFFFFFFFF0.

**Description:**

This function will set specified specified UNIT Channel Linked List Item Register. If scatter/gather function is not required, please call this function with **LinkedAddr** set to 0.

**Note:**

To operate the scatter/gather function, a transfer source and destination data areas need to be defined by creating a set of Linked Lists first.

Each setting is called LLI (LinkedList). Each LLI controls the transfer of one block of data. Each LLI indicates normal DMA setting and controls transfer of successive data. Each time each DMA transfer is complete, the next LLI setting will be loaded to continue the DMA operation (Daisy Chain).

The items that can be set with Linked List are configured with the following 4 words:

- 1) DMACCxSrcAddr
- 2) DMACCxDestAddr
- 3) DMACCxLLI
- 4) DMACCxControl

**Return:**

None

### 6.2.3.16 DMAC\_GetFIFOState

Indicates whether data is present in the channel FIFO

**Prototype:**

WorkState

```
DMAC_GetFIFOState(TSB_DMAC_TypeDef * DMACx,
```

DMAC\_Channel **Chx**);

**Parameters:**

**DMACx** is the specified DMA Unit, which can be one of:

- **DMAC\_UNIT\_A** for DMA UNIT A,
- **DMAC\_UNIT\_B** for DMA UNIT B.
- **DMAC\_UNIT\_C** for DMA UNIT C.

**Chx** is the specified DMA channel, which can be one of:

- **DMAC\_CHANNEL\_0** for DMA channel 0,
- **DMAC\_CHANNEL\_1** for DMA channel 1.

**Description:**

This function will get specified UNIT channel FIFO state. If return value is **BUSY**, meaning data exists in the FIFO. If return value is **DONE**, meaning no data exists in the FIFO.

**Return:**

The FIFO status

The value returned can be one of the followings:

**BUSY** or **DONE**

### 6.2.3.17 DMAC\_SetDMAHalt

Set whether ignore DMA request.

**Prototype:**

void

```
DMAC_SetDMAHalt(TSB_DMAC_TypeDef * DMACx,  
                  DMAC_Channel Chx,  
                  FunctionalState NewState);
```

**Parameters:**

**DMACx** is the specified DMA Unit, which can be one of:

- **DMAC\_UNIT\_A** for DMA UNIT A,
- **DMAC\_UNIT\_B** for DMA UNIT B.
- **DMAC\_UNIT\_C** for DMA UNIT C.

**Chx** is the specified DMA channel, which can be one of:

- **DMAC\_CHANNEL\_0** for DMA channel 0,
- **DMAC\_CHANNEL\_1** for DMA channel 1.

**NewState**: New state of DMA halt.

This parameter can be one of the following values:

**ENABLE or DISABLE**

**Description:**

This function will set specified UNIT Channel ignore DMA request.

**Return:**

None

### 6.2.3.18 DMAC\_SetLockedTx

Set whether locked transfer.

**Prototype:**

```
void  
DMAC_SetLockedTx(TSB_DMAC_TypeDef * DMACx,  
                  DMAC_Channel Chx,  
                  FunctionalState NewState);
```

**Parameters:**

**DMACx** is the specified DMA Unit, which can be one of:

- **DMAC\_UNIT\_A** for DMA UNIT A,
- **DMAC\_UNIT\_B** for DMA UNIT B.
- **DMAC\_UNIT\_C** for DMA UNIT C.

**Chx** is the specified DMA channel, which can be one of:

- **DMAC\_CHANNEL\_0** for DMA channel 0,
- **DMAC\_CHANNEL\_1** for DMA channel 1.

**NewState:** New state of DMA transfer.

This parameter can be one of the following values:

**ENABLE or DISABLE**

**Description:**

This function will enable specified UNIT Channel locked transfer when **NewState** is **ENABLE** and disable specified UNIT Channel locked transfer when **NewState** is **DISABLE**.

**Return:**

None

### 6.2.3.19 DMAC\_SetTxINTConfig

Enable or disable the specified DMA Channel transfer interrupt.

**Prototype:**

void

```
DMAC_SetTxINTConfig(TSB_DMAC_TypeDef * DMACx,  
                      DMAC_Channel Chx,  
                      DMAC_INTSrc INTSource,  
                      FunctionalState NewState);
```

**Parameters:**

**DMACx** is the specified DMA Unit, which can be one of:

- **DMAC\_UNIT\_A** for DMA UNIT A,
- **DMAC\_UNIT\_B** for DMA UNIT B.
- **DMAC\_UNIT\_C** for DMA UNIT C

**Chx** is the specified DMA channel, which can be one of:

- **DMAC\_CHANNEL\_0** for DMA channel 0,
- **DMAC\_CHANNEL\_1** for DMA channel 1.

**INTSource**: select the release INT source, which can be one of:

- **DMAC\_INT\_TX\_END** for DMA transfer end interrupt,
- **DMAC\_INT\_TX\_ERR** for DMA transfer error interrupt.

**NewState**: New states of DMA transfer interrupt.

This parameter can be one of the following values:

**ENABLE** or **DISABLE**

**Description:**

This function will enable or disable specified UNIT Channel transfer end interrupt when

**INTSource** is **DMAC\_INT\_TX\_END** and enable or disable specified UNIT Channel transfer error interrupt when **INTSource** is **DMAC\_INT\_TX\_ERR**.

**Return:**

None

### 6.2.3.20 DMAC\_SetDMAChannel

Enable or disable the specified DMA Channel.

**Prototype:**

void

```
DMAC_SetDMAChannel(TSB_DMAC_TypeDef * DMACx,  
                    DMAC_Channel Chx,  
                    FunctionalState NewState);
```

**Parameters:**

**DMACx** is the specified DMA Unit, which can be one of:

- **DMAC\_UNIT\_A** for DMA UNIT A,
- **DMAC\_UNIT\_B** for DMA UNIT B.
- **DMAC\_UNIT\_C** for DMA UNIT C

**Chx** is the specified DMA channel, which can be one of:

- **DMAC\_CHANNEL\_0** for DMA channel 0,
- **DMAC\_CHANNEL\_1** for DMA channel 1.

**NewState**: New state of DMA channel.

This parameter can be one of the following values:

**ENABLE** or **DISABLE**

**Description:**

This function will enable specified UNIT Channel when **NewState** is **ENABLE** and disable specified UNIT Channel when **NewState** is **DISABLE**. Please initialize and configure for specified UNIT channel before call this function to enable DMA channel. If use this function directly to disable specified UNIT channel, the data in FIFO will be lost. In order to avoid losing data in FIFO, **DMAC\_SetDMAHalt()** should be called to ignore specified UNIT request, then call **DMAC\_GetFIFOState()** to get the state of FIFO, last call this function to disable specified UNIT channel.

**Return:**

None

### 6.2.3.21 **DMAC\_Init**

Initialize and configure the specified DMA channel.

**Prototype:**

```
void  
DMAC_Init(TSB_DMAC_TypeDef * DMACx,  
          DMAC_Channel Chx,  
          DMAC_InitTypeDef * InitStruct);
```

**Parameters:**

**DMACx** is the specified DMA Unit, which can be one of:

- **DMAC\_UNIT\_A** for DMA UNIT A.

- **DMAC\_UNIT\_B** for DMA UNIT B.
- **DMAC\_UNIT\_C** for DMA UNIT C.

**Chx** is the specified DMA channel, which can be one of:

- **DMAC\_CHANNEL\_0** for DMA channel 0,
- **DMAC\_CHANNEL\_1** for DMA channel 1.

**InitStruct** is the structure containing basic DMA configuration including source address, source address incremented state, transfer source bit width, transfer source burst size, destination address, destination address incremented state, transfer destination bit width, transfer destination burst size, transfer size, transfer direction, transfer peripheral and transfer interrupt state. (Refer to “Data Structure Description” for details).

**Description:**

This function will initialize and configure the source address, source address incremented state, transfer source bit width, transfer source burst size, destination address, destination address incremented state, transfer destination bit width, transfer destination burst size, transfer size, and transfer direction, transfer peripheral and transfer interrupt state for the specified UNIT channel.

**Note:**

Please use this API to initialize DMA transmission before calling **DMAC\_SetDMAChannel()**.

**Return:**

None

## 6.2.4 Data Structure Description

### 6.2.4.1 DMAC\_InitTypeDef

**Data Fields:**

`uint32_t`

**TxDirection** Set transfer direction, which can be set as:

- **DMAC\_MEMORY\_TO\_MEMORY**: transfer method is memory to memory.
- **DMAC\_MEMORY\_TO\_PERIPH**: transfer method is memory to peripheral,
- **DMAC\_PERIPH\_TO\_MEMORY**: transfer method is peripheral to memory.
- **DMAC\_PERIPH\_TO\_PERIPH**: transfer method is peripheral to peripheral.

`uint32_t`

**SrcAddr** Set source address.

uint32\_t

**DstAddr** Set destination address.

FunctionalState

**SrcIncrementState** Specifies whether the source address is incremented or not, which can be set as:

**ENABLE** or **DISABLE**.

FunctionalState

**DstIncrementState** Specifies whether the destination address is incremented or not, which can be set as:

**ENABLE** or **DISABLE**.

DMAC\_BitWidth

**SrcBitWidth** Set transfer source bit width, which can be set as:

- **DMAC\_BYTE** means transfer source bit width set as byte,
- **DMAC\_HALF\_WORD** means transfer source bit width set as half word,
- **DMAC\_WORD** means transfer source bit width set as word.

DMAC\_BitWidth

**DstBitWidth** Set transfer destination bit width, which can be set as:

- **DMAC\_BYTE** means transfer destination bit width set as byte,
- **DMAC\_HALF\_WORD** means transfer destination bit width set as half word,
- **DMAC\_WORD** means transfer destination bit width set as word.

DMAC\_BurstSize

**SrcBurstSize** Set transfer source burst size, which can be set as:

- **DMAC\_1\_BEAT** means transfer source burst size set as 1 beat.
- **DMAC\_4\_BEATS** means transfer source burst size set as 4 beats.
- **DMAC\_8\_BEATS** means transfer source burst size set as 8 beats.
- **DMAC\_16\_BEATS** means transfer source burst size set as 16 beats.
- **DMAC\_32\_BEATS** means transfer source burst size set as 32 beats.
- **DMAC\_64\_BEATS** means transfer source burst size set as 64 beats.
- **DMAC\_128\_BEATS** means transfer source burst size set as 128 beats.
- **DMAC\_256\_BEATS** means transfer source burst size set as 256 beats.

DMAC\_BurstSize

**DstBurstSize** Set transfer destination burst size, which can be set as:

- **DMAC\_1\_BEAT** means transfer destination burst size set as 1 beat.
- **DMAC\_4\_BEATS** means transfer destination burst size set as 4 beats.
- **DMAC\_8\_BEATS** means transfer destination burst size set as 8 beats.

- **DMAC\_16\_BEATS** means transfer destination burst size set as 16 beats.
- **DMAC\_32\_BEATS** means transfer destination burst size set as 32 beats.
- **DMAC\_64\_BEATS** means transfer destination burst size set as 64 beats.
- **DMAC\_128\_BEATS** means transfer destination burst size set as 128 beats.
- **DMAC\_256\_BEATS** means transfer destination burst size set as 256 beats.

uint32\_t

**TxSize** Set the total number of transfer, MAX is 0xFFFF.

DMACA\_ReqNum

**A\_TxDstPeriph** Set transfer destination peripheral, which can be set as:

- **DMACA\_ESIO0\_RX** for ESIO0 Reception.
- **DMACA\_ESIO0\_TX** for ESIO0 Transmission.
- **DMACA\_NORMAL\_UNITA\_ADC** normal UNITA A/D Conversion End.
- **DMACA\_SIO3\_UART3\_RX** for SIO3/UART3 Reception.
- **DMACA\_SIO3\_UART3\_TX** for SIO3/UART3 Transmission.
- **DMACA\_SIO0\_UART0\_RX** for SIO0/UART0 Reception.
- **DMACA\_SIO0\_UART0\_TX** for SIO0/UART0 Transmission.
- **DMACA\_TMRB00\_CMP\_MATCH** for TMRB0 compare match.
- **DMACA\_TMRB04\_CMP\_MATCH** for TMRB4 compare match.
- **DMACA\_TMRB10\_CMP\_MATCH** for TMRB10 compare match.
- **DMACA\_TMRB14\_CMP\_MATCH** for TMRB14 compare match.
- **DMACA\_TMRC\_CMP0\_MATCH** for TMRC0 compare match.
- **DMACA\_TMRC\_CMP1\_MATCH** for TMRC1 compare match.
- **DMACA\_HIGHEST\_UNITA\_ADC** for Top priority UNITA A/D Conversion End.
- **DMACA\_PHCNT0\_CMP0\_MATCH** for PHCNT0 compare match.
- **DMACA\_PIN** FOR DREQA PIN.

DMACA\_ReqNum

**A\_TxSrcPeriph** Set transfer source peripheral, which can be set as:

- **DMACA\_ESIO0\_RX** for ESIO0 Reception.
- **DMACA\_ESIO0\_TX** for ESIO0 Transmission.
- **DMACA\_NORMAL\_UNITA\_ADC** normal UNITA A/D Conversion End.
- **DMACA\_SIO3\_UART3\_RX** for SIO3/UART3 Reception.
- **DMACA\_SIO3\_UART3\_TX** for SIO3/UART3 Transmission.
- **DMACA\_SIO0\_UART0\_RX** for SIO0/UART0 Reception.
- **DMACA\_SIO0\_UART0\_TX** for SIO0/UART0 Transmission.
- **DMACA\_TMRB00\_CMP\_MATCH** for TMRB0 compare match.
- **DMACA\_TMRB04\_CMP\_MATCH** for TMRB4 compare match.
- **DMACA\_TMRB10\_CMP\_MATCH** for TMRB10 compare match.
- **DMACA\_TMRB14\_CMP\_MATCH** for TMRB14 compare match.
- **DMACA\_TMRC\_CMP0\_MATCH** for TMRC0 compare match.
- **DMACA\_TMRC\_CMP1\_MATCH** for TMRC1 compare match.

- **DMACA\_HIGHEST\_UNITA\_ADC** for Top priority UNITA A/D Conversion End.
- **DMACA\_PHCNT0\_CMP0\_MATCH** for PHCNT0 compare match.
- **DMACA\_PIN** FOR DREQA PIN.

DMACB\_ReqNum

**B\_TxDstPeriph** Set transfer destination peripheral, which can be set as:

- **DMACB\_ESIO1\_RX** for ESIO1 Reception.
- **DMACB\_ESIO1\_TX** for ESIO0 Transmission.
- **DMACB\_NORMAL\_UNITB\_ADC** normal UNITB A/D Conversion End.
- **DMACB\_SIO4\_UART4\_RX** for SIO4/UART4 Reception.
- **DMACB\_SIO4\_UART4\_TX** for SIO4/UART4 Transmission.
- **DMACB\_SIO1\_UART1\_RX** for SIO1/UART1 Reception.
- **DMACB\_SIO1\_UART1\_TX** for SIO1/UART1 Transmission.
- **DMACB\_UART0\_RX** for UART0 Reception.
- **DMACB\_UART0\_TX** for UART0 Transmission.
- **DMACB\_TMRB08\_CAPTURE0** for TIMERB8 capture interrupt.
- **DMACB\_TMRC0\_CAPTURE0** for TIMERC0 capture0 interrupt.
- **DMACB\_TMRC0\_CAPTURE1** for TIMERC0 capture1 interrupt.
- **DMACB\_HIGHEST\_UNITB\_ADC** for Top priority UNITB A/D Conversion End.
- **DMACB\_PCNT1\_CMP0\_MATCH** for PCNT1 capture0 match.
- **DMACB\_TMRD0\_CMP\_MATCH** for TIMERD0 capture match.
- **DMACB\_PIN** FOR DREQB PIN.

DMACB\_ReqNum

**B\_TxSrcPeriph** Set transfer source peripheral, which can be set as:

- **DMACB\_ESIO1\_RX** for ESIO1 Reception.
- **DMACB\_ESIO1\_TX** for ESIO0 Transmission.
- **DMACB\_NORMAL\_UNITB\_ADC** normal UNITB A/D Conversion End.
- **DMACB\_SIO4\_UART4\_RX** for SIO4/UART4 Reception.
- **DMACB\_SIO4\_UART4\_TX** for SIO4/UART4 Transmission.
- **DMACB\_SIO1\_UART1\_RX** for SIO1/UART1 Reception.
- **DMACB\_SIO1\_UART1\_TX** for SIO1/UART1 Transmission.
- **DMACB\_UART0\_RX** for UART0 Reception.
- **DMACB\_UART0\_TX** for UART0 Transmission.
- **DMACB\_TMRB08\_CAPTURE0** for TIMERB8 capture interrupt.
- **DMACB\_TMRC0\_CAPTURE0** for TIMERC0 capture0 interrupt.
- **DMACB\_TMRC0\_CAPTURE1** for TIMERC0 capture1 interrupt.
- **DMACB\_HIGHEST\_UNITB\_ADC** for Top priority UNITB A/D Conversion End.
- **DMACB\_PCNT1\_CMP0\_MATCH** for PCNT1 capture0 match.
- **DMACB\_TMRD0\_CMP\_MATCH** for TIMERD0 capture match.
- **DMACB\_PIN** FOR DREQB PIN.

DMACC\_ReqNum

**C\_TxDstPeriph** Set transfer destination peripheral, which can be set as:

- **DMACC\_ESIO2\_RX** for ESIO2 Reception.
- **DMACC\_ESIO2\_TX** for ESIO2 Transmission.
- **DMACC\_NORMAL\_UNITC\_ADC** normal UNITC A/D Conversion End.
- **DMACC\_SIO5\_UART5\_RX** for SIO5/UART5 Reception.
- **DMACC\_SIO5\_UART5\_TX** for SIO5/UART5 Transmission.
- **DMACC\_SIO2\_UART2\_RX** for SIO2/UART2 Reception.
- **DMACC\_SIO2\_UART2\_TX** for SIO2/UART2 Transmission.
- **DMACC\_UART1\_RX** for UART1 Reception.
- **DMACC\_UART1\_TX** for UART1 Transmission.
- **DMACC\_TMRB19\_CAPTURE0** for TIMER19 capture interrupt.
- **DMACC\_TMRC0\_CAPTURE2** for TMRC0 capture2 interrupt.
- **DMACC\_TMRC0\_CAPTURE3** for TMRC0 capture3 interrupt.
- **DMACC\_HIGHEST\_UNITC\_ADC** for Top priority UNITC A/D Conversion End.
- **DMACC\_PHCP\_CYCLE0** for PHCP cycle0 interrupt.
- **DMACC\_TMRD10\_CMP\_MATCH** for TIMERD10 capture match.
- **DMACC\_PIN** FOR DREQC PIN.

DMACC\_ReqNum

**C\_TxSrcPeriph** Set transfer source peripheral, which can be set as:

- **DMACC\_ESIO2\_RX** for ESIO2 Reception.
- **DMACC\_ESIO2\_TX** for ESIO2 Transmission.
- **DMACC\_NORMAL\_UNITC\_ADC** normal UNITC A/D Conversion End.
- **DMACC\_SIO5\_UART5\_RX** for SIO5/UART5 Reception.
- **DMACC\_SIO5\_UART5\_TX** for SIO5/UART5 Transmission.
- **DMACC\_SIO2\_UART2\_RX** for SIO2/UART2 Reception.
- **DMACC\_SIO2\_UART2\_TX** for SIO2/UART2 Transmission.
- **DMACC\_UART1\_RX** for UART1 Reception.
- **DMACC\_UART1\_TX** for UART1 Transmission.
- **DMACC\_TMRB19\_CAPTURE0** for TIMER19 capture interrupt.
- **DMACC\_TMRC0\_CAPTURE2** for TMRC0 capture2 interrupt.
- **DMACC\_TMRC0\_CAPTURE3** for TMRC0 capture3 interrupt.
- **DMACC\_HIGHEST\_UNITC\_ADC** for Top priority UNITC A/D Conversion End.
- **DMACC\_PHCP\_CYCLE0** for PHCP cycle0 interrupt.
- **DMACC\_TMRD10\_CMP\_MATCH** for TIMERD10 capture match.
- **DMACC\_PIN** FOR DREQC PIN.

FunctionalState

**TxINT** Set transfer interrupt state, which can be set as:

- **ENABLE** means enable transfer interrupt.
- **DISABLE** means disable transfer interrupt.



## 7. EPHC

### 7.1 Overview

TOSHIBA TMPM440 has one channel enhanced two-phase pulse input counters. The 2-phase pulse input counter is an up-counter that increments/decrements depending on the combination of 2-phase input pulses or 1-phase input pulses. A cycle phase measurement is the function that measures the cycle of 2-phase input pulse and the phase differences between edges.

All driver APIs are contained in /Libraries/TX04\_Periph\_Driver/src/tmpm440\_ephc.c, with /Libraries/TX04\_Periph\_Driver/inc/tmpm440\_ephc.h containing the macros, data types, structures and API definitions for use by applications.

### 7.2 API Functions

#### 7.2.1 Function List

- ◆ void EPHC\_Enable(TSB\_EPHC\_TypeDef \* **EPHCx**);
- ◆ void EPHC\_Disable(TSB\_EPHC\_TypeDef \* **EPHCx**);
- ◆ void EPHC\_Init(TSB\_EPHC\_TypeDef \* **EPHCx**, EPHC\_InitTypeDef \* **InitStruct**);
- ◆ void EPHC\_EnableInterrupt(TSB\_EPHC\_TypeDef \* **EPHCx**, uint32\_t **EnableINT**);
- ◆ void EPHC\_DisableInterrupt(TSB\_EPHC\_TypeDef \* **EPHCx**, uint32\_t **DisableINT**);
- ◆ EPHC\_INTFactor EPHC\_GetINTFactor(TSB\_EPHC\_TypeDef \* **EPHCx**);
- ◆ void EPHC\_ClearINTFactor(TSB\_EPHC\_TypeDef \* **EPHCx**, uint32\_t **ClearINT**);
- ◆ void EPHC\_ASetRunState(TSB\_EPHC\_TypeDef \* **EPHCx**, uint8\_t **Cmd**);
- ◆ void EPHC\_AClearPulseCntValue(TSB\_EPHC\_TypeDef \* **EPHCx**);
- ◆ uint16\_t EPHC\_AGetCompareValue(TSB\_EPHC\_TypeDef \* **EPHCx**, uint8\_t **CmpReg**);
- ◆ void EPHC\_ASetCompareValue(TSB\_EPHC\_TypeDef \* **EPHCx**, uint8\_t **CmpReg**, uint16\_t **CmpValue**);
- ◆ uint16\_t EPHC\_AGetPulseCntValue(TSB\_EPHC\_TypeDef \* **EPHCx**);
- ◆ void EPHC\_BSetRunState(TSB\_EPHC\_TypeDef \* **EPHCx**, uint8\_t Cmd);
- ◆ void EPHC\_BSetDMAReq(TSB\_EPHC\_TypeDef \* **EPHCx**, FunctionalState **NewState**, uint8\_t **DMAReq**);
- ◆ uint32\_t EPHC\_BGetReadCntValue(TSB\_EPHC\_TypeDef \* **EPHCx**);
- ◆ uint32\_t EPHC\_BGetCapRegValue(TSB\_EPHC\_TypeDef \* **EPHCx**, uint8\_t **CapReg**);
- ◆ uint32\_t EPHC\_BGetCapRegOverflow(TSB\_EPHC\_TypeDef \* **EPHCx**, uint8\_t **CapReg**);
- ◆ uint32\_t EPHC\_BGetCycleCntRegValue(TSB\_EPHC\_TypeDef \* **EPHCx**, uint8\_t

- ◆ **CntReg);**
- ◆ **uint32\_t EPHC\_BGetPhaseDiffRegValue(TSB\_EPHC\_TypeDef \* *EPHCx*, uint8\_t *PhaseReg*);**

## 7.2.2 Detailed Description

Functions listed above can be divided into three parts:

- 1) Configure and control the common functions of each EPHC channel are handled by the EPHC\_Enable (),EPHC\_Disable (),EPHC\_Init(), EPHC\_ASetRunState(),and EPHC\_BSetRunState()..
- 2) The status indication of each EPHC channel is handled by EPHC\_GetINTFactor(), EPHC\_AGetPulseCntValue(), EPHC\_AGetCompareValue(),EPHC\_BgetReadCntValue(),EPHC\_BGetCapRegValue(),EPHC\_BgetCapRegOverflow(),EPHC\_BgetCycleCntRegValue(),EPHC\_BgetPhaseDiffRegValue().
- 3) EPHC\_ClearINTFactor(), EPHC\_EnableInterrupt(), EPHC\_DisableInterrupt(), , EPHC\_AClearPulseCntValue(),EPHC\_ASetCompareValue() and EPHC\_BSetDMAReq() handle other specified functions.

## 7.2.3 Function Documentation

**Note:** In all of the following APIs, the parameter “TSB\_EPHC\_TypeDef \* *EPHCx*” can be one of the following values:

TSB\_EPHC

### 7.2.3.1 EPHC\_Enable

Enable the specified EPHC channel.

**Prototype:**

void

EPHC\_Enable(TSB\_EPHC\_TypeDef\* *EPHCx*)

**Parameters:**

*EPHCx* is the specified EPHC channel.

**Description:**

This function enables the specified EPHC channel selected by *EPHCx*.

**Return:**

None

### 7.2.3.2 EPHC\_Disable

Disable the specified EPHC channel.

**Prototype:**

void

EPHC\_Disable(TSB\_EPHC\_TypeDef\* *EPHCx*)

**Parameters:**

*EPHCx* is the specified EPHC channel.

**Description:**

This function disables the specified EPHC channel selected by *EPHCx*.

**Return:**

None

### 7.2.3.3 EPHC\_ASetRunState

Start or stop of the specified EPHC channel.

**Prototype:**

void

EPHC\_ASetRunState(TSB\_EPHC\_TypeDef \* *EPHCx*,  
                          uint32\_t *Cmd*);

**Parameters:**

*EPHCx* is the specified EPHC channel.

*Cmd* The command for the up-and-down counter

- **EPHC\_RUN** for start counter
- **EPHC\_STOP** for stop counter

**Description:**

The up-and-down counter of the specified EPHC channel starts counting if *Cmd* is **EPHC\_RUN** and up-and-down counter stops counting and the value in up-and-down counter register is clear if *Cmd* is **EPHC\_STOP**.

**Return:**

None

#### 7.2.3.4 EPHC\_Init

Initialize the specified EPHC channel.

**Prototype:**

```
void  
EPHC_Init (TSB_EPHC_TypeDef * EPHCx,  
            EPHC_InitTypeDef * InitStruct);
```

**Parameters:**

*EPHCx* is the specified EPHC channel.

*InitStruct* is the structure containing basic EPHC configuration (refer to “Data Structure Description” for details).

**Description:**

This function initializes the specified EPHC channel selected by *EPHCx*.

**Return:**

None

#### 7.2.3.5 EPHC\_GetINTFactor

Indicate what causes the interrupt.

**Prototype:**

```
EPHC_INTFactor  
EPHC_GetINTFactor(TSB_EPHC_TypeDef* EPHCx)
```

**Parameters:**

*EPHCx* is the specified EPHC channel.

**Description:**

This function should be used in ISR to indicate the factor of interrupt.

**Return:**

EPHC Interrupt factor. Each bit has the following meaning:

**Compare0** (Bit0): Specified EPHC channel detected a match with the compare register0

**Compare1** (Bit1): Specified EPHC channel detected a match with the compare register1

**Overflow** (Bit2): Specified EPHC channel detected counter is overflow

**Underflow** (Bit3): Specified EPHC channel detected counter is underflow

**IN0Falling**(Bit4): Specified EPHC channel detected EPHCxIN0 on falling edge

**IN1Falling**(Bit5): Specified EPHC channel detected EPHCxIN1 on falling edge  
**IN0Rising**(Bit6): Specified EPHC channel detected EPHCxIN0 on rising edge  
**IN1Rising**(Bit7): Specified EPHC channel detected EPHCxIN1 on rising edge  
**CycleMeasurement** (Bit8): Specified EPHC channel detected Cycle error in 2-phase pulse cycle measurement

### 7.2.3.6 EPHC\_ClearINTFactor

Clear specified interrupt factor flag.

**Prototype:**

void

EPHC\_ClearINTFactor(TSB\_EPHC\_TypeDef \* **EPHCx**,  
                          uint32\_t **ClearINT**)

**Parameters:**

**EPHCx** is the specified EPHC channel.

**ClearINT** Select the clear of EPHC interrupt factor. This parameter can be:

- **EPHC\_FLG\_CMP0F**: Clears the interrupt factor which monitors compare register0 match event.
- **EPHC\_FLG\_CMP1F**: Clears the interrupt factor which monitors compare register1 match event.
- **EPHC\_FLG\_OVFF**: Clears the interrupt factor which monitors overflow event.
- **EPHC\_FLG\_UBFF**: Clears the interrupt factor which monitors underflow event.
- **EPHC\_FLG\_SB0F**: Clears the interrupt factor which monitors EPHCxIN0 on falling edge.
- **EPHC\_FLG\_SB1F**: Clears the interrupt factor which monitors EPHCxIN1 on falling edge.
- **EPHC\_FLG\_SB2F**: Clears the interrupt factor which monitors EPHCxIN0 on rising edge
- **EPHC\_FLG\_SB3F**: Clears the interrupt factor which monitors EPHCxIN1 on rising edge
- **EPHC\_FLG\_DIRF**: Clears the interrupt factor which monitors Cycle error in 2-phase pulse cycle measurement
- **EPHC\_FLG\_ALL**: All interrupt factors can be cleared.
- Combination of effective interrupt factor.

**Description:**

Because of each interrupt factor is not cleared automatically.

This function is used to clear the specified interrupt factor.

**Return:**

None

**Note:**

Each interrupt factor is not cleared automatically, initialize before using them.

### 7.2.3.7 EPHC\_EnableInterrupt

Enable specified EPHC interrupt

**Prototype:**

void

```
EPHC_EnableInterrupt(TSB_EPHC_TypeDef * EPHCx,  
                      uint32_t EnableINT);
```

**Parameters:**

**EPHCx** is the specified EPHC channel.

**EnableINT** Selects the clear of EPHC interrupt. This parameter can be:

- **EPHC\_IE\_INT\_PCCP0**: Enable INTPHTx0 interrupt, which occurred if the counter matches with compare register0.
- **EPHC\_IE\_INT\_PCCP1**: Enable INTPHTx1 interrupt, which occurred if the counter matches with compare register1.
- **EPHC\_IE\_INT\_PCOVF**: Enable 16-bit counter overflow interrupt
- **EPHC\_IE\_INT\_PCUDF**: Enable 16-bit counter underflow interrupt.
- **EPHC\_IE\_INT\_PCDT0**: Enable interrupt 2-phase pulse cycle phase measurement cycle 0.
- **EPHC\_IE\_INT\_PCDT1**: Enable interrupt 2-phase pulse cycle phase measurement cycle 1.
- **EPHC\_IE\_INT\_PCDT2**: Enable interrupt 2-phase pulse cycle phase measurement cycle 2.
- **EPHC\_IE\_INT\_PCDT3**: Enable interrupt 2-phase pulse cycle phase measurement cycle 3.
- **EPHC\_IE\_INT\_PCDIR**: Enable interrupt 2-phase pulse cycle phase measurement cycle error interrupt
- **EPHC\_IE\_INT\_PCUOVF**: Enable interrupt 2-phase pulse cycle phase measurement overflow interrupt
- **EPHC\_IE\_INT\_ALL**: All interrupt can be enabled
- Combination of effective EPHC interrupt.

**Description:**

Enable specified EPHC interrupt.

**Return:**

None

### 7.2.3.8 EPHC\_DisableInterrupt

Disable specified EPHC interrupt.

**Prototype:**

void

```
EPHC_DisableInterrupt(TSB_EPHC_TypeDef * EPHCx,  
                      uint32_t DisableINT);
```

**Parameters:**

*EPHCx* is the specified EPHC channel.

*DisableINT* Select the clear of EPHC interrupt. This parameter can be:

- **EPHC\_IE\_INT\_PCCP0:** Disable INTPHTx0 interrupt, which occurred if the counter matches with compare register0.
- **EPHC\_IE\_INT\_PCCP1:** Disable INTPHTx1 interrupt, which occurred if the counter matches with compare register1.
- **EPHC\_IE\_INT\_PCOVF:** Disable 16-bit counter overflow interrupt
- **EPHC\_IE\_INT\_PCUDF:** Disable 16-bit counter underflow interrupt.
- **EPHC\_IE\_INT\_PCDT0:** Disable interrupt 2-phase pulse cycle phase measurement cycle 0.
- **EPHC\_IE\_INT\_PCDT1:** Disable interrupt 2-phase pulse cycle phase measurement cycle 1.
- **EPHC\_IE\_INT\_PCDT2:** Disable interrupt 2-phase pulse cycle phase measurement cycle 2.
- **EPHC\_IE\_INT\_PCDT3:** Disable interrupt 2-phase pulse cycle phase measurement cycle 3.
- **EPHC\_IE\_INT\_PCDIR:** Disable interrupt 2-phase pulse cycle phase measurement cycle error interrupt
- **EPHC\_IE\_INT\_PCUOVF:** Disable interrupt 2-phase pulse cycle phase measurement overflow interrupt
- **EPHC\_IE\_INT\_ALL:** All interrupt can be enabled
- Combination of effective EPHC interrupt.

**Description:**

Disable specified EPHC interrupt.

**Return:**

None

### 7.2.3.9 EPHC\_AGetPulseCntValue

Get the counter value of specified EPHC channel

**Prototype:**

```
uint16_t  
EPHC_AGetPulseCntValue(TSB_EPHC_TypeDef * EPHCx);
```

**Parameters:**

*EPHCx* is the specified EPHC channel.

**Description:**

This function returns the value in counter of the specified EPHC channel

**Return:**

The value of EPHC counter

### 7.2.3.10 EPHC\_AClearPulseCntValue

Clear the counter value of specified EPHC channel

**Prototype:**

```
void  
EPHC_AClearPulseCntValue(TSB_EPHC_TypeDef * EPHCx);
```

**Parameters:**

*EPHCx* is the specified EPHC channel.

**Description:**

This function clears the value in counter of the specified EPHC channel

**Return:**

None

### 7.2.3.11 EPHC\_AGetCompareValue

Get the value of compare register0 or compare register1 of the specified EPHC channel.

**Prototype:**

```
uint16_t  
EPHC_AGetCompareValue(TSB_EPHC_TypeDef * EPHCx,  
                      uint8_t CmpReg)
```

**Parameters:**

*EPHCx* is the specified EPHC channel.

**CmpReg** is used to choose to return the value of compare register0 or to return the value of compare register1, which can be one of the following,

- **EPHC\_COMP\_0:** specifying compare register0.
- **EPHC\_COMP\_1:** specifying compare register1.

**Description:**

This function returns the value of compare register0 of the specified EPHC channel if **CmpReg** is **EPHC\_COMP\_0**, and returns value of compare register1 of the specified EPHC channel if **CmpReg** is **EPHC\_COMP\_1**

**Return:**

The compare value

#### 7.2.3.12 EPHC\_SetCompareValue

Set the value of compare register0 or compare register1 of the specified EPHC channel.

**Prototype:**

void

```
EPHC_SetCompareValue(TSB_EPHC_TypeDef * EPHCx,
                      uint8_t CmpReg,
                      uint16_t CmpValue);
```

**Parameters:**

**EPHCx** is the specified EPHC channel.

**CmpReg** is used to choose to set the value of compare register0 or to set the value of compare register1, which can be one of the following,

- **EPHC\_COMP\_0:** specifying compare register0.
- **EPHC\_COMP\_1:** specifying compare register1.

**CmpValue** is the value to set to compare register

**Description:**

This function sets **CmpValue** to compare register0 of the specified EPHC channel if **CmpReg** is **EPHC\_COMP\_0**, and sets **CmpValue** to compare register1 of the specified EPHC channel if **CmpReg** is **EPHC\_COMP\_1**

**Return:**

None

### 7.2.3.13 EPHC\_BSetRunState

Start or stop 24-bit counter of the specified EPHC channel.

**Prototype:**

```
void  
EPHC_BSetRunState(TSB_EPHC_TypeDef * EPHCx,  
                   uint32_t Cmd);
```

**Parameters:**

*EPHCx* is the specified EPHC channel.

*Cmd* The command for the up-and-down counter

- **EPHC\_RUN** for start counter
- **EPHC\_STOP** for stop counter

**Description:**

The up-and-down 24-bit counter of the specified EPHC channel starts counting if *Cmd* is **EPHC\_RUN** and up-and-down counter stops counting and the value in up-and-down counter register is clear if *Cmd* is **EPHC\_STOP**.

**Return:**

None

### 7.2.3.14 EPHC\_BSetDMAReq

Enable or disable the selected DMA request for a EPHC channel.

**Prototype:**

```
void  
EPHC_SetDMAReq(TSB_EPHC_TypeDef * EPHCx,  
                 FunctionalState NewState,  
                 uint8_t DMAReq);
```

**Parameters:**

*EPHCx* is the specified EPHC channel.

*NewState* specifies specified DMA monitor state of specified EPHC channel, which can be:

- **ENABLE**: enables specified DMA request
- **DISABLE**: disables specified DMA request

*DMAReq* specifies DMA request of the external inputs, which can be

- **EPHC\_DMA\_REQ\_CAPTURE\_0**: Select DMA request: input capture0.

**Description:**

This function enables or disables the selected DMA request for the specified EPHC channel.

**Return:**

None

**Note:**

When interrupt request is disabled, DMA request is not occurred even if DMA request is enabled.

### 7.2.3.15 EPHC\_BGetReadCntValue

Get the 24-bit counter value of specified EPHC channel

**Prototype:**

```
Uint32_t  
EPHC_BGetReadCntValue (TSB_EPHC_TypeDef * EPHCx);
```

**Parameters:**

*EPHCx* is the specified EPHC channel.

**Description:**

This function returns the value in 24-bit counter of the specified EPHC channel

**Return:**

The value of EPHC 24-bit counter is enabled.

### 7.2.3.16 EPHC\_BGetCapRegValue

Get the capture register value of specified EPHC channel

**Prototype:**

```
Uint32_t  
EPHC_BGetCapRegValue (TSB_EPHC_TypeDef * EPHCx,  
                      uint8_t CapReg)
```

**Parameters:**

*EPHCx* is the specified EPHC channel.

*CapReg* is the Capture register number.

which can be:

- **EPHC\_BCAP00\_IN0RISING:** Captures a value of EPHCxIN0 on rising edge.

- **EPHC\_BCAP10\_IN1RISING** Captures a value of EPHCxIN1 on rising edge.
  - **EPHC\_BCAP30\_IN0FALLING** Captures a value of EPHCxIN0 on falling edge.
  - **EPHC\_BCAP30\_IN1FALLING** Captures a value of EPHCxIN0 on falling edge.

**Description:**

Get the capture register value of specified EPHC channel

## Return:

Capture register value.

#### **7.2.3.17 EPHC\_BGetCapRegOverflow**

Get the capture register value of specified EPHC channel

## Prototype:

**Uint32\_t**

### Parameters:

**EPHCx** is the specified EPHC channel.

***CapReg*** is the Capture register number.

which can be:

- **EPHC\_BCAP00\_IN0RISING**: Captures a value of EPHCxIN0 on rising edge.
  - **EPHC\_BCAP10\_IN1RISING**: Captures a value of EPHCxIN1 on rising edge.
  - **EPHC\_BCAP30\_IN0FALLING**: Captures a value of EPHCxIN0 on falling edge.
  - **EPHC\_BCAP30\_IN1FALLING**: Captures a value of EPHCxIN0 on falling edge.

#### Description:

Get the capture register found overflow occurs or not.

**Return:**

Capture register value.

#### **7.2.3.18 EPHC BGetCycleCntReqValue**

Captures a value of cycle counter of specified EPHC channel..

## Prototype:

Uint32 t

```
EPHC_BGetCapRegValue (TSB_EPHC_TypeDef * EPHCx,  
                      uint8_t CntReq)
```

## Parameters:

**EPHCx** is the specified EPHC channel.

**CntReg** is the Capture register number.

which can be:

- **EPHC\_B0DAT\_IN0RISING:** Captures a value of cycle counter between EPHCxIN0 on rising edges
- **EPHC\_B1DAT\_IN1RISING:** Captures a value of cycle counter between EPHCxIN1 on rising edge.
- **EPHC\_B2DAT\_IN0FALLING:** Captures a value of cycle counter between EPHCxIN0 on falling edge.
- **EPHC\_B3DAT\_IN1FALLING:** Captures a value of cycle counter between EPHCxIN0 on falling edge.
- **EPHC\_BCDAT\_COMMON:** Captures a value of cycle counter at the same timing of EPHCx0DAT to EPHCx3DAT

**Description:**

Captures a value of cycle counter.

**Return:**

The Value of cycle counter.

#### 7.2.3.19 EPHC\_BGetPhaseDiffRegValue

Captures a value of cycle counter of specified EPHC channel.

**Prototype:**

```
Uint32_t  
EPHC_BGetPhaseDiffRegValue (TSB_EPHC_TypeDef * EPHCx,  
                           uint8_t PhaseReg)
```

**Parameters:**

**EPHCx** is the specified EPHC channel.

**CntReg** is the Capture register number.

which can be:

- **EPHC\_B0PDT:** EPHCx Phase Difference 0 Register.
- **EPHC\_B1PDT:** EPHCx Phase Difference 1 Register.
- **EPHC\_B2PDT:** EPHCx Phase Difference 2 Register.
- **EPHC\_B3PDT:** EPHCx Phase Difference 3 Register.

**Description:**

Captures a value of cycle counter.

**Return:**

Value of cycle counter

#### 7.2.4 Data Structure Description

### 7.2.4.1 EPHC\_InitTypeDef

**Data Fields:**

uint32\_t

**CountDownEdgeSelForP1** Count down edge selection, which can be set as:

- **EPHC\_CNT\_MA1DN\_NOCNTDOWN0:** No count up if EPHCxIN0 and EPHCxIN1 are modified.
- **EPHC\_CNT\_MA1DN\_IN0RISING:** EPHCxIN0 on rising edge.
- **EPHC\_CNT\_MA1DN\_IN1RISING:** EPHCxIN1 on rising edge.
- **EPHC\_CNT\_MA1DN\_IN0FALLING:** EPHCxIN0 on falling edge.
- **EPHC\_CNT\_MA1DN\_IN1FALLING:** EPHCxIN1 on falling edge.
- **EPHC\_CNT\_MA1DN\_IN0BOTH:** EPHCxIN0 on both edges.
- **EPHC\_CNT\_MA1DN\_IN1BOTH:** EPHCxIN0 on both edges.
- **EPHC\_CNT\_MA1DN\_NOCNTDOWN7:** No count down if EPHCxIN0 and EPHCxIN1 are modified.

uint32\_t

**CountUpEdgeSelForP1** Count up edge selection, which can be set as:

- **EPHC\_CNT\_MA1UP\_NOCNTUP0:** No count up if EPHCxIN0 and EPHCxIN1 are modified.
- **EPHC\_CNT\_MA1UP\_IN0RISING:** EPHCxIN0 on rising edge.
- **EPHC\_CNT\_MA1UP\_IN1RISING:** EPHCxIN1 on rising edge.
- **EPHC\_CNT\_MA1UP\_IN0FALLING:** EPHCxIN0 on falling edge.
- **EPHC\_CNT\_MA1UP\_IN1FALLING:** EPHCxIN1 on falling edge.
- **EPHC\_CNT\_MA1UP\_IN0BOTH:** EPHCxIN0 on both edges.
- **EPHC\_CNT\_MA1UP\_IN1BOTH:** EPHCxIN0 on both edges.
- **EPHC\_CNT\_MA1UP\_NOCNTUP7:** No count down if EPHCxIN0 and EPHCxIN1 are modified.

uint32\_t

**InputClkSelection** Input clock selection for 24-bit counter, which can be set as:

- **EPHC\_CNT\_BRCK\_FC:** Input clock is fc.
- **EPHC\_CNT\_BRCK\_FC\_2:** Input clock is fc/2.
- **EPHC\_CNT\_BRCK\_FC\_4:** Input clock is fc/4.
- **EPHC\_CNT\_BRCK\_FC\_8:** Input clock is fc/8.

uint32\_t

**PhaseSelection** Phase selection, which can be set as:

- **EPHC\_CNT\_PBDIR\_POSITIVEPHASE:** Positive phase.
- **EPHC\_CNT\_PBDIR\_NEGATIVEPHASE:** Negative phase.

uint32\_t

**ModeSetting** Mode setting in 2-phase pulse counter function, which can be set as:

- **EPHC\_CNT\_MA12\_PULSE\_2**: 2-pulse counter mode.
- **EPHC\_CNT\_MA12\_PULSE\_1**: 1-pulse counter mode.

uint32\_t

**DirectionSetting** Direction setting, which can be set as:

- **EPHC\_CNT\_MA2DIR\_POSITIVEDIR**: Positive direction
- **EPHC\_CNT\_MA2DIR\_NEGATIVEDIR**: Negative direction

uint32\_t

**NoiseFilterCtrl** enables and disables the noise filter, which can be set as:

- **EPHC\_CNT\_NOISEFILTER\_NONE**: No noise filter
- **EPHC\_CNT\_NOISEFILTER\_2**: Filtered a signal of 2/fsys or less as noise.
- **EPHC\_CNT\_NOISEFILTER\_4**: Filtered a signal of 4/fsys or less as noise.

uint32\_t

**CountClearCtrl** clears or do nothing with the EPHC up-and-down counter, which can be set as:

- **EPHC\_COUNT\_CONTINUE**: Do nothing with the EPHC up-and-down counter.
- **EPHC\_COUNT\_CLR**: Clears the EPHC up-and-down counter

#### 7.2.4.2 EPHC\_INTFactor

**Data Fields:**

uint32\_t

**All**: EPHC interrupt factor.

**Bit**

uint32\_t

**Compare0**: 1 a match with the compare register0 is detected

uint32\_t

**Compare1**: 1 a match with the compare register1 is detected

uint32\_t

**OverFlow**: 1 an up-and-down counter is overflow

uint32\_t

**UnderFlow**: 1 an up-and-down counter is underflow

uint32\_t

**IN0Falling**: 1 EPHCxIN0 on falling edge

uint32\_t

***IN1Falling***: 1 EPHCxIN1 on falling edge  
uint32\_t  
***IN0Rising***: 1 EPHCxIN0 on rising edge  
uint32\_t  
***IN0Rising***: 1 EPHCxIN1 on rising edge  
uint32\_t  
***CycleMeasurement***: 1 Cycle error in 2-phase pulse cycle measurement  
uint32\_t  
***Reserverd***: 23 Reserverd

## 8. ESIO

### 8.1 Overview

TOSHIBA TMPM440 has 3 channels Enhanced Serial I/O (ESIO). They can transmit and receive data in full duplex mode. It has SPI mode and SIO mode. It can speedily receive data with various peripheral devices.

ESIO has chip select signal pins (ESIOxCS0 or ESIOxCS1), serial clock signal pin (ESIOxSCK) and serial transmit and receive data signal pins (ESIOxTXD0 to 3 and ESIOxRXD0 to 3).

ESIO has four transmit data signal pins and four receive data signal pins. One transmit data signal pin and one receive data signal pin are used as one pair (The pair called for LINE). The number of pairs can be specified from one pair to four pairs. So, transfer bit rate can be four times of serial clock frequency.

The length of frame can be specified by one bit from 8-bit to 32-bit.

### 8.2 API Functions

#### 8.2.1 Function List

- ◆ void ESIO\_SWReset(TSB\_ESIO\_TypeDef \* ESIOx);
- ◆ void ESIO\_Enable(TSB\_ESIO\_TypeDef \* ESIOx);
- ◆ void ESIO\_Disable(TSB\_ESIO\_TypeDef \* ESIOx);
- ◆ void ESIO\_SetTxRxCtrl(TSB\_ESIO\_TypeDef \* ESIOx, FunctionalState NewState);
- ◆ FunctionalState ESIO\_GetTxRxCtrl(TSB\_ESIO\_TypeDef \* ESIOx);
- ◆ void ESIO\_SelectMode(TSB\_ESIO\_TypeDef \* ESIOx, ESIO\_Mode Mode);
- ◆ void ESIO\_SelectTransferMode(TSB\_ESIO\_TypeDef \* ESIOx, ESIO\_TransferMode TrMode);
- ◆ void ESIO\_SetCS(TSB\_ESIO\_TypeDef \* ESIOx, ESIO\_CSx CSx);
- ◆ void ESIO\_SetTransferNum(TSB\_ESIO\_TypeDef \* ESIOx, uint8\_t Num);
- ◆ void ESIO\_SetTxPinInIdle(TSB\_ESIO\_TypeDef \* ESIOx, ESIO\_TxPinInIdle PinMode);
- ◆ void ESIO\_SetFIFOLevelINT(TSB\_ESIO\_TypeDef \* ESIOx, uint8\_t TxRx, uint8\_t Level);
- ◆ void ESIO\_SetDMA(TSB\_ESIO\_TypeDef \* ESIOx, uint8\_t TxRx, FunctionalState NewState);
- ◆ void ESIO\_SetINT(TSB\_ESIO\_TypeDef \* ESIOx, uint32\_t IntSrc, FunctionalState NewState);
- ◆ void ESIO\_InitFIFO(TSB\_ESIO\_TypeDef \* ESIOx, uint8\_t TxRx);
- ◆ void ESIO\_SetBaudRate(TSB\_ESIO\_TypeDef \* ESIOx, ESIO\_BaudClock Clk, uint8\_t Divider);

- ◆ void ESIO\_Init(TSB\_ESIO\_TypeDef \* ESIOx, ESIO\_InitTypeDef \* Init);
- ◆ void ESIO\_SetTxData(TSB\_ESIO\_TypeDef \* ESIOx, uint32\_t dat);
- ◆ uint32\_t ESIO\_GetRxData(TSB\_ESIO\_TypeDef \* ESIOx);
- ◆ FunctionalState ESIO\_IsRegisterModifiable(TSB\_ESIO\_TypeDef \* ESIOx);
- ◆ ESIO\_StatusFlag ESIO\_GetStatus(TSB\_ESIO\_TypeDef \* ESIOx);
- ◆ ESIO\_ParityErrNum ESIO\_GetParityErrorFlag(TSB\_ESIO\_TypeDef \* ESIOx);
- ◆ void ESIO\_ClrAllParityErrFlag(TSB\_ESIO\_TypeDef \* ESIOx);
- ◆ uint32\_t ESIO\_GetHorizontalParityError(TSB\_ESIO\_TypeDef \* ESIOx, ESIO\_LINEEx Line);
- ◆ void ESIO\_ClrHorizontalParityError(TSB\_ESIO\_TypeDef \* ESIOx, ESIO\_LINEEx Line);
- ◆ ESIO\_VerticalParityErrFrame ESIO\_GetVerticalParityErrFrame(TSB\_ESIO\_TypeDef \* ESIOx);
- ◆ void ESIO\_ClrAllVerticalParityErrNum(TSB\_ESIO\_TypeDef \* ESIOx);

## 8.2.2 Detailed Description

Functions listed above can be divided into five parts:

- 1) Configure and control the common functions of each ESIO channel:  
ESIO\_SWReset(), ESIO\_Enable(), ESIO\_Disable(),  
ESIO\_SelectMode(), ESIO\_SelectTransferMode(),  
ESIO\_SetTxPinInIdle(), ESIO\_Init(), ESIO\_SetTransferNum(),  
, ESIO\_SetBaudRate().
- 2) Configure FIFO and DMA:  
ESIO\_SetFIFOLevelINT(), ESIO\_SetDMA(), ESIO\_InitFIFO().
- 3) Transfer control:  
ESIO\_SetTxData(), ESIO\_GetRxData(), ESIO\_SetTxRxCtr(), ESIO\_SetCS().
- 4) The status indication of each ESIO channel :  
ESIO\_GetStatus(), ESIO\_GetParityErrorFlag(), ESIO\_ClrAllParityErrFlag(),  
ESIO\_GetHorizontalParityError(), ESIO\_ClrHorizontalParityError(),  
ESIO\_GetVerticalParityErrFrame(), ESIO\_ClrAllVerticalParityErrNum(),  
ESIO\_IsRegisterModifiable(), ESIO\_GetTxRxCtrl().
- 5) Configure interrupt,  
ESIO\_SetINT().

## 8.2.3 Function Documentation

**Note:** In all of the following APIs, the parameter “TSB\_ESIO\_TypeDef \* ESIOx” can be one of the following values:

**TSB\_ESIO0, TSB\_ESIO1, TSB\_ESIO2**

### 8.2.3.1 ESIO\_SWReset

Software reset ESIO module.

**Prototype:**

```
void  
ESIO_SWReset(TSB_ESIO_TypeDef * ESIOx)
```

**Parameters:**

**ESIOx** is the specified ESIO channel.

**Description:**

This function software reset the specified ESIO channel selected by **ESIOx**.

**Return:**

None.

### **8.2.3.2 ESIO\_Enable**

Enable the specified ESIO channel.

**Prototype:**

```
void  
ESIO_Enable(TSB_ESIO_TypeDef * ESIOx)
```

**Parameters:**

**ESIOx** is the specified ESIO channel.

**Description:**

This function enables the specified ESIO channel selected by **ESIOx**.

**Return:**

None.

**Note:**

This function must be called at first.

### **8.2.3.3 ESIO\_Disable**

Disable the specified ESIO channel

**Prototype:**

```
void  
ESIO_Disable(TSB_ESIO_TypeDef * ESIOx)
```

**Parameters:**

*ESIOx* is the specified ESIO channel.

**Description:**

This function disables the specified ESIO channel selected by *ESIOx*.

**Return:**

None.

#### 8.2.3.4 ESIO\_SetTxRxCtrl

Enable/Disable ESIO Transfer.

**Prototype:**

void

```
ESIO_SetTxRxCtrl (TSB_ESIO_TypeDef * ESIOx,  
                  FunctionalState NewState)
```

**Parameters:**

*ESIOx* is the specified ESIO channel.

*NewState* specify the state for transfer, which can be:

- **ENABLE** for enable transfer
- **DISABLE** for disable transfer

**Description:**

This function enables/disables ESIO transfer of the specified ESIO channel selected by *ESIOx*.

**Return:**

None.

#### 8.2.3.5 ESIO\_GetTxRxCtrl

Get the ESIO transfer control status.

**Prototype:**

FunctionalState

```
ESIO_GetTxRxCtrl(TSB_ESIO_TypeDef * ESIOx)
```

**Parameters:**

*ESIOx* is the specified ESIO channel.

**Description:**

This function gets the ESIO transfer control status

**Return:**

The transfer control status of specify ESIO unit:

**ENABLE**: Specified ESIO channel is enable to transfer or receive.

**DISABLE**: Specified ESIO channel is disable to transfer or receive.

### 8.2.3.6 ESIO\_SelectMode

Select ESIO mode: as SIO or SPI.

**Prototype:**

void

```
ESIO_SelectMode(TSB_ESIO_TypeDef * ESIOx,  
                ESIO_Mode Mode)
```

**Parameters:**

**ESIOx** is the specified ESIO channel.

**Mode** Select ESIO mode: as SIO or SPI. This parameter can be:

- **ESIO\_MODE\_SPI**: The ESIO channel work as SPI mode (Using ESIOxCS pins) .
- **ESIO\_MODE\_SIO**: The ESIO channel work as SIO mode (Not using ESIOxCS pins) .

**Description:**

This function is used to select ESIO mode: as SIO or SPI.

**Return:**

None.

### 8.2.3.7 ESIO\_SelectTransferMode

Select ESIO transfer mode

**Prototype:**

void

```
ESIO_SelectTransferMode(TSB_ESIO_TypeDef * ESIOx,  
                        ESIO_TransferMode TrMode)
```

**Parameters:**

**ESIOx** is the specified ESIO channel.

**TrMode** Specify the transfer mode for ESIO. This parameter can be:

- **ESIO\_TRMODE\_TX**: The specified ESIO channel work as Half duplex (Transmit) mode.
- **ESIO\_TRMODE\_RX**: The specified ESIO channel work as Half duplex (Receive) mode.
- **ESIO\_TRMODE\_TXRX**: The specified ESIO channel work as Full duplex mode.

**Description:**

This function can make the specified ESIO work as Half duplex (Transmit) mode, or Half duplex (Receive) mode, or Full duplex mode.

**Return:**

None.

### 8.2.3.8 ESIO\_SetCS

Select chip selection pin.

**Prototype:**

```
void  
ESIO_SetCS(TSB_ESIO_TypeDef * ESIOx,  
            ESIO_CSx CSx)
```

**Parameters:**

**ESIOx** is the specified ESIO channel.

**CSx** Specify the chip selection pin. This parameter can be:

- **ESIO\_CS0**: enable chip connect to CS0.
- **ESIO\_CS1**: enable chip connect to CS1.

**Description:**

This function helps to select chip by change the voltage level of the selection pin.

**Return:**

None.

### 8.2.3.9 ESIO\_SetTransferNum

Set the number of transfer frame.

**Prototype:**

```
void  
ESIO_SetTransferNum(TSB_ESIO_TypeDef * ESIOx,  
                     uint8_t Num)
```

**Parameters:**

*ESIOx* is the specified ESIO channel.

**Num** Specify the number of transferring, This parameter can be:

- 1: One frame(Single transfer)
- 2-255: 2 to 255 frames(Burst transfer)

**Description:**

this function will set the number of transfer frame.

**Return:**

None.

### 8.2.3.10 ESIO\_SetTxPinInIdle

Set the status of ESIOxTXD pin during idle cycle

**Prototype:**

void

```
ESIO_SetTxPinInIdle(TSB_ESIO_TypeDef * ESIOx,  
                      ESIO_TxPinInIdle PinMode);
```

**Parameters:**

*ESIOx* is the specified ESIO channel.

**PinMode** Specify the mode of ESIOxTXD pin during idle cycle.This parameter can be:

- **ESIO\_TXPIN\_FINALBIT**: Keep a final bit.
- **ESIO\_TXPIN\_KEEPLOW**: Keep a Low level output.
- **ESIO\_TXPIN\_KEEPHIGH**: Keep a High level output.

**Description:**

This function sets the status of ESIOxTXD pin of the specified ESIO during idle cycle

**Return:**

None.

### 8.2.3.11 ESIO\_SetFIFOLevelINT

Set the FIFO fill level to generate transfer (Tx or Rx) interrupt

**Prototype:**

void

```
ESIO_SetFIFOLevelINT(TSB_ESIO_TypeDef * ESIOx,
```

```
    uint8_t TxRx,  
    uint8_t Level)
```

**Parameters:**

**ESIOx** is the specified ESIO channel.

**TxRx** specify transmit or receive. This parameter can be:

- **ESIO\_TX**: specify transmit mode.
- **ESIO\_RX**: specify receive mode.

**Level** specify the FIFO fill level to generate interrupt. This parameter can be: 0 to 8 (depended on the number of LINEs and the length of frame)

**Description:**

This function sets the FIFO fill level to generate transfer (Tx or Rx) interrupt

**Return:**

None.

### 8.2.3.12 ESIO\_SetDMA

Set Transfer DMA request control.

**Prototype:**

void

```
ESIO_SetDMA(TSB_ESIO_TypeDef * ESIOx,  
            uint8_t TxRx,  
            FunctionalState NewState)
```

**Parameters:**

**ESIOx** is the specified ESIO channel.

**TxRx** specify transmit or receive. This parameter can be:

- **ESIO\_TX**: specify transmit mode.
- **ESIO\_RX**: specify receive mode.

**NewState** specify the state of transfer DMA request, which can be one of the following,

- **ENABLE**: enable DMA of the specified ESIO channel.
- **DISABLE**: disable DMA of the specified ESIO channel.

**Description:**

This function can enable or disable the DMA control of specified ESIO channel.

**Return:**

None.

### 8.2.3.13 ESIO\_SetINT

Enable/Disable the interrupt source.

**Prototype:**

```
void  
ESIO_SetINT(TSB_ESIO_TypeDef * ESIOx,  
             uint32_t IntSrc,  
             FunctionalState NewState)
```

**Parameters:**

**ESIOx** is the specified ESIO channel.

**IntSrc** specify the interrupt source to be set, which can be one of the following,

- **ESIO\_INT\_PERR: Parity error interrupt control.**
- **ESIO\_INT\_RXEND: Receive completion interrupt control.**
- **ESIO\_INT\_RXFIFO: Receive FIFO interrupt control.**
- **ESIO\_INT\_TXEND: Transmit completion interrupt control.**
- **ESIO\_INT\_TXFIFO: Transmit FIFO interrupt control.**
- **ESIO\_INT\_ALL (all above interrupt source)**

**NewState** specify the state of transfer DMA request, which can be one of the following,

- **ENABLE:** enable the Interrupt of the specified ESIO channel.
- **DISABLE:** disable Interrupt of the specified ESIO channel.

**Description:**

This function enables/disables the interrupt source of specified ESIO channel.

**Return:**

None.

### 8.2.3.14 ESIO\_InitFIFO

Initialize transfer FIFO pointer.

**Prototype:**

```
void  
ESIO_InitFIFO(TSB_ESIO_TypeDef * ESIOx,  
               uint8_t TxRx);
```

**Parameters:**

**ESIOx** is the specified ESIO channel.

**TxRx** specify transmit or receive. This parameter can be:

- **ESIO\_TX:** specify transmit mode.

- **ESIO\_RX**: specify receive mode.

**Description:**

This function initializes transfer FIFO pointer for the specified ESIO channel.

**Return:**

None.

### 8.2.3.15 **ESIO\_SetBaudRate**

Set the clock and divider for baud rate generator

**Prototype:**

void

```
ESIO_SetBaudRate(TSB_ESIO_TypeDef * ESIOx,  
                  ESIO_BaudClock Clik,  
                  uint8_t Divider);
```

**Parameters:**

**ESIOx** is the specified ESIO channel.

**Clik** Specify the input clock to the baud rate generator. This parameter can be:

- **ESIO\_PHITO\_DIVIDE\_2** : Input clock to the baud rate generator T0/2
- **ESIO\_PHITO\_DIVIDE\_4** : Input clock to the baud rate generator T0/4
- **ESIO\_PHITO\_DIVIDE\_8** : Input clock to the baud rate generator T0/8
- **ESIO\_PHITO\_DIVIDE\_16** : Input clock to the baud rate generator T0/16
- **ESIO\_PHITO\_DIVIDE\_32** : Input clock to the baud rate generator T0/32
- **ESIO\_PHITO\_DIVIDE\_64** : Input clock to the baud rate generator T0/64
- **ESIO\_PHITO\_DIVIDE\_128** : Input clock to the baud rate generator T0/128
- **ESIO\_PHITO\_DIVIDE\_256** : Input clock to the baud rate generator T0/256
- **ESIO\_PHITO\_DIVIDE\_512** : Input clock to the baud rate generator T0/512
- **ESIO\_PHITO\_DIVIDE\_1024** : Input clock to the baud rate generator T0/1024

**Divider** Specify the division ratio "N". This parameter can be;

- **1 to 16**

**Description:**

This function sets the clock and divider for baud rate generator of the specified ESIO channel.

**Return:**

None.

### 8.2.3.16 ESIO\_Init

Initialize the specified ESIO channel.

**Prototype:**

```
void  
ESIO_Init(TSB_ESIO_TypeDef * ESIOx,  
          ESIO_InitTypeDef * Init);
```

**Parameters:**

**ESIOx** is the specified ESIO channel.

**Init** is the structure containing basic ESIO configuration.

**Description:**

This function initializes the specified ESIO channel with the structure `ESIO_InitTypeDef`.

**Return:**

None.

**Note:**

Call `ESIO_SetTransferNum()` function at first

### 8.2.3.17 ESIO\_SetTxData

Write data to transmit FIFO.

**Prototype:**

```
void  
ESIO_SetTxData(TSB_ESIO_TypeDef * ESIOx,  
                uint32_t Dat);
```

**Parameters:**

**ESIOx** is the specified ESIO channel.

**Dat**: The data which will be sent

**Description:**

This function writes data to transmit FIFO.

**Return:**

None.

### 8.2.3.18 ESIO\_GetRxData

Initialize transfer FIFO pointer.

**Prototype:**

```
uint32_t  
ESIO_GetRxData(TSB_ESIO_TypeDef * ESIOx);
```

**Parameters:**

*ESIOx* is the specified ESIO channel.

**Description:**

This function initializes transfer FIFO pointer for the specified ESIO channel.

**Return:**

The received data.

### 8.2.3.19 ESIO\_IsRegisterModifiable

Check if ESIO registers is modifiable.

**Prototype:**

```
FunctionalState  
ESIO_IsRegisterModifiable(TSB_ESIO_TypeDef * ESIOx);
```

**Parameters:**

*ESIOx* is the specified ESIO channel.

**Description:**

This function checks if ESIO registers is modifiable.

**Return:**

The modifiable status of ESIO register.it can be one of the following values:

- **ENABLE** :The state when ESIO registers can be modified.
- **DISABLE**:The state when ESIO registers can be modified.

### 8.2.3.20 ESIO\_GetStatus

Get the ESIO status.

**Prototype:**

```
ESIO_StatusFlag
```

```
ESIO_GetStatus(TSB_ESIO_TypeDef * ESIOx);
```

**Parameters:**

**ESIOx** is the specified ESIO channel.

**Description:**

This function returns the ESIO status of the specified ESIO channel.

**Return:**

The structure of the Tx/Rx FIFO, Run, Interrupt status of ESIO unit

### 8.2.3.21 ESIO\_GetParityErrorFlag

Get the ESIO error information.

**Prototype:**

ESIO\_ParityErrNum

```
ESIO_GetParityErrorFlag(TSB_ESIO_TypeDef * ESIOx);
```

**Parameters:**

**ESIOx** is the specified ESIO channel.

**Description:**

This function returns the ESIO error information of the specified ESIO channel by reading ESIO Parity Error Flag Register

**Return:**

The structure of the error number for LINEy and Horizontal/Vertical error status of the specified ESIO channel

### 8.2.3.22 ESIO\_ClrAllParityErrFlag

Clear all ESIO error flag.

**Prototype:**

void

```
ESIO_ClrAllParityErrFlag(TSB_ESIO_TypeDef * ESIOx);
```

**Parameters:**

**ESIOx** is the specified ESIO channel.

**Description:**

This function clears all ESIO error flag of the specified ESIO channel.

**Return:**

None.

### 8.2.3.23 **ESIO\_GetHorizontalParityError**

Get the ESIO status.

**Prototype:**

```
uint32_t  
ESIO_GetHorizontalParityError(TSB_ESIO_TypeDef * ESIOx,  
                           ESIO_LINEEx Line);
```

**Parameters:**

**ESIOx** is the specified ESIO channel.

**Line** select the LINE number

- **ESIO\_LINE0**: ESIO Horizontal Parity Error flag Register0.
- **ESIO\_LINE1**: ESIO Horizontal Parity Error flag Register1.
- **ESIO\_LINE2**: ESIO Horizontal Parity Error flag Register2.
- **ESIO\_LINE3**: ESIO Horizontal Parity Error flag Register3.

**Description:**

This function returns Horizontal parity error flag by reading the ESIO Horizontal Parity Error flag Register of the specified ESIO channel.

**Return:**

The horizontal error information for LINEy.

### 8.2.3.24 **ESIO\_ClrHorizontalParityError**

Clear the ESIO horizontal error information.

**Prototype:**

```
void  
ESIO_ClrHorizontalParityError(TSB_ESIO_TypeDef * ESIOx,  
                           ESIO_LINEEx Line);
```

**Parameters:**

**ESIOx** is the specified ESIO channel.

**Line** select the LINE number

- **ESIO\_LINE0**: ESIO Horizontal Parity Error flag Register0.

- **ESIO\_LINE1:** ESIO Horizontal Parity Error flag Register1.
- **ESIO\_LINE2:** ESIO Horizontal Parity Error flag Register2.
- **ESIO\_LINE3:** ESIO Horizontal Parity Error flag Register3.

**Description:**

This function clears Horizontal parity error flag by writing '1' to the ESIO Horizontal Parity Error flag Register of the specified ESIO channel.

**Return:**

None.

### **8.2.3.25 ESIO\_GetVerticalParityErrFrame**

Get the ESIO status.

**Prototype:**

```
ESIO_VerticalParityErrFrame ESIO_GetVerticalParityErrFrame(TSB_ESIO_TypeDef  
* ESIOx);
```

**Parameters:**

**ESIOx** is the specified ESIO channel.

**Description:**

This function returns the ESIO vertical error information by reading ESIO Vertical Parity Error Frame Number Register of the specified ESIO channel.

**Return:**

The vertical error infomation for LINEy.

### **8.2.3.26 ESIO\_ClrAllVerticalParityErrNum**

Clear the ESIO vertical error information.

**Prototype:**

```
void  
ESIO_ClrAllVerticalParityErrNum(TSB_ESIO_TypeDef * ESIOx);
```

**Parameters:**

**ESIOx** is the specified ESIO channel.

**Description:**

This function clears the ESIO vertical error information by writing ‘1’ to ESIO Vertical Parity Error Frame Number Register of the specified ESIO channel.

**Return:**

None.

## 8.2.4 Data Structure Description

### 8.2.4.1 ESIO\_InitTypeDef

**Data Fields:**

uint8\_t

**DataDirection** Transfer direction selection, which can be set as:

- **ESIO\_LSB\_FIRST:** transfer begin from the LSB
- **ESIO\_MSB\_FIRST:** transfer begin from the MSB

Uint8\_t

**FrameLength** The length of frame, which can be set as:8 to 32.

Uint8\_t

**CycleBetweenFrames** Interval cycle between frames in burst mode,whitch can be : 0 to 15.

Uint8\_t

**NumberOfLINE** The number of LINE setting, which can be : 0 to 4.

Uint8\_t

**ClkPolarity** Level of serial clock during idle time,which can be set as:

- **ESIO\_CS\_ACTIVE\_LOW:** Low level
- **ESIO\_CS\_ACTIVE\_HIGH:** High level

uint8\_t

**ShortestIdleCycle** Shortest idle cycle setting,which can be 1 to 15.

uint8\_t

**CS1ActiveLevel** low active or high active for pin CS1,which can be set as :

- **ESIO\_LSB\_FIRST:** transfer begin from the LSB
- **ESIO\_MSB\_FIRST:** transfer begin from the MSB

uint8\_t

**CS0ActiveLevel** low active or high active for pin CS0,which can be set as :

- **ESIO\_LSB\_FIRST:** transfer begin from the LSB
- **ESIO\_MSB\_FIRST:** transfer begin from the MSB

uint8\_t

**DelayCycleNum\_CS\_SCLK** Delay cycle from asserting ESIOxCS to output serial clock, which can be 1 to 16.

uint8\_t

**DelayCycleNum\_Negate\_CS** Delay cycle of negating ESIOxCS,which can be 1 to 16

FunctionalState

**HorizontalParityCheck** Horizontal parity can be added in burst transfer.

Horizontal parity must be disabled in single transfer.it can be set as :

- **ENABLE:** Enable horizontal parity check.
- **DISABLE:** Disable horizontal parity check.

uint8\_t

**HorizontalParity** Select the kind of horizontal parity check, which can be set as :

- **ESIO\_PARITY EVEN:** Enable even horizontal parity check.
- **ESIO\_PARITY ODD:** Enable odd horizontal parity check

FunctionalState

**VerticalParityCheck** Add vertical parity,which can be set as :

- **ENABLE:** Enable vertical parity check.
- **DISABLE:** Disable vertical parity check.

uint8\_t

**VerticalParity** Select the kind of vertical parity check, which can be set as:

- **ESIO\_PARITY EVEN:** Enable even horizontal parity check.
- **ESIO\_PARITY ODD:** Enable odd horizontal parity check

#### 8.2.4.2 ESIO\_StatusFlag

**Data Fields:**

uint32\_t

**All:** ESIO status flag.

**Bit**

uint32\_t

**RxFIFOFillLevel** : 4      Receive FIFO fill level

uint32\_t

**RxFIFOFull** : 1      Receive FIFO is full

uint32\_t

**RxFIFO\_INT** : 1      Receive FIFO interrupt generated

uint32\_t

**RxCompleted** : 1      Reception completed

uint32\_t

**RxRUN** : 1      Receive shift is operating

uint32\_t

**Reserved1** : 8      Reserved

|                                   |                                      |
|-----------------------------------|--------------------------------------|
| uint32_t                          |                                      |
| <b><i>TxFIFOFillLevel</i></b> : 4 | Transmit FIFO fill level             |
| uint32_t                          |                                      |
| <b><i>TxFIFOEmpty</i></b> : 1     | Transmit FIFO is empty               |
| uint32_t                          |                                      |
| <b><i>TxFIFO_INT</i></b> : 1      | Transmit FIFO interrupt generated    |
| uint32_t                          |                                      |
| <b><i>TxCompleted</i></b> : 1     | Transmission completed               |
| uint32_t                          |                                      |
| <b><i>TxRUN</i></b> : 1           | Transmit shift is operating          |
| uint32_t                          |                                      |
| <b><i>Reserved2</i></b> : 7       | Reserved                             |
| uint32_t                          |                                      |
| <b><i>ESIO_RegUsing</i></b> : 1   | ESIO registers must not be modified. |

#### 8.2.4.3 ESIO\_ParityErrNum

##### Data Fields:

uint32\_t

**All:** ESIO Parity Error Num.

##### Bit

uint32\_t

***LINE0\_ParityErrNum***: 2      LINE 0 parity error numbers

uint32\_t

***LINE1\_ParityErrNum***: 2      LINE 1 parity error numbers

uint32\_t

***LINE2\_ParityErrNum***: 2      LINE 2 parity error numbers

uint32\_t

***LINE3\_ParityErrNum***: 2      LINE 3 parity error numbers

uint32\_t

***HorizontalParityErr***: 1      Horizontal parity error occurred.

uint32\_t

***VerticalParityErr***: 1      Vertical parity error occurred.

uint32\_t

***Reserved1***: 22      Reserved

#### 8.2.4.4 ESIO\_VerticalParityErrFrame

##### Data Fields:

uint32\_t

**All:** ESIO Vertical Parity Error Frame.

##### Bit

uint32\_t

---

|                                       |          |                                                                     |
|---------------------------------------|----------|---------------------------------------------------------------------|
| <i>LINE0_VerticalParityErrFrame</i> : | 8        | The number of frame which has first vertical parity error in LINE 0 |
|                                       | uint32_t |                                                                     |
| <i>LINE1_VerticalParityErrFrame</i> : | 8        | The number of frame which has first vertical parity error in LINE 1 |
|                                       | uint32_t |                                                                     |
| <i>LINE2_VerticalParityErrFrame</i> : | 8        | The number of frame which has first vertical parity error in LINE 2 |
|                                       | uint32_t |                                                                     |
| <i>LINE3_VerticalParityErrFrame</i> : | 8        | The number of frame which has first vertical parity error in LINE 3 |

## 9. EXB

### 9.1 Overview

The TMPM440 has a built-in external bus interface to connect to external memory, I/Os, etc. This interface consists of an external bus interface circuit (EBIF), a chip selector (CS) and a wait controller.

The chip selector and wait controller designate mapping addresses in a 2-block address space and also control wait states and data bus widths (8- or 16-bit) in these space.

The external bus interface circuit (EBIF) controls the timing of external buses based on the chip selector and wait controller settings.

All driver APIs are contained in /Libraries/TX04\_Periph\_Driver/src/tmpm440\_exb.c, with /Libraries/TX04\_Periph\_Driver/inc/tmpm440\_exb.h containing the macros, data types, structures and API definitions for use by applications.

### 9.2 API Functions

#### 9.2.1 Function List

- ◆ void EXB\_SetBusMode(uint8\_t **BusMode**);
- ◆ void EXB\_SetBusCycleExtension(uint8\_t **Cycle**);
- ◆ void EXB\_SetEndianType(uint8\_t **ChipSelect**, EXB\_EndianType **EndianType**);
- ◆ void EXB\_Enable(uint8\_t **ChipSelect**);
- ◆ void EXB\_Disable(uint8\_t **ChipSelect**);
- ◆ void EXB\_Init(uint8\_t **ChipSelect**, EXB\_InitTypeDef\* **InitStruct**);

## 9.2.2 Detailed Description

Functions listed above can be divided into three parts:

- 1) Configure the EXB bus mode, bus cycle extension, data bus widths and the cycle of external buses, based on the chip selector.  
EXB\_SetBusMode(), EXB\_SetBusCycleExtension() and EXB\_Init().
- 2) Enable and disable control  
EXB\_Enable(), EXB\_Disable().
- 3) Set the endian type for external memory or peripheral I/O.  
EXB\_SetEndianType();

## 9.2.3 Function Documentation

### 9.2.3.1 EXB\_SetBusMode

Set external bus mode for EXB.

**Prototype:**

```
void  
EXB_SetBusMode(uint8_t BusMode)
```

**Parameters:**

**BusMode** : select EXB bus mode.

The value could be the following values:

- **EXB\_BUS\_SEPARATE** for separate bus mode.
- **EXB\_BUS\_MULTIPLEX** for multiplex bus mode.

**Description:**

This function sets the bus mode for the external bus. When **BusMode** is **EXB\_BUS\_SEPARATE**, the bus mode will be separate mode. When **BusMode** is **EXB\_BUS\_MULTIPLEX**, the bus mode will be multiplex mode.

**Return:**

None

### 9.2.3.2 EXB\_SetBusCycleExtension

Set the bus cycle to be double or quadruple.

**Prototype:**

```
void  
EXB_SetBusCycleExtension(uint8_t Cycle)
```

**Parameters:**

**Cycle:** Set the bus cycle to be double or quadruple.

The value could be the following values:

- **EXB\_CYCLE\_NONE:** EXB bus cycle will not be extended.
- **EXB\_CYCLE\_DOUBLE:** EXB bus cycle will be double.
- **EXB\_CYCLE\_QUADRUPLE:** EXB bus cycle will be quadruple.

**Description:**

This function will set bus cycle extension for the setup cycles, wait cycles and recovery cycles of the bus timing, which can be double or quadruple.

**Return:**

None

### 9.2.3.3 EXB\_SetEndianType

Set the endian type for external memory or peropheral I/O.

**Prototype:**

void

EXB\_SetEndianType (uint8\_t **ChipSelect**, EXB\_EndianType **EndianType**)

**Parameters:**

**ChipSelect** is the specified chip.

The value could be the following values:

- **EXB\_CS0:** for chip 0
- **EXB\_CS1:** for chip 1

**EndianType** classifier a type

This parameter can be one of the following values:

- **SAME\_ENDIAN\_AS\_CPU:** Set the endian type same as cpu
- **NOT\_SAME\_ENDIAN\_AS\_CPU:** Set the endian type not same as cpu

**Description:**

This function will set Set the endian type for external memory or peropheral I/O

**Return:**

None

### 9.2.3.4 EXB\_Enable

Enable the specified chip.

**Prototype:**

void

EXB\_Enable(uint8\_t **ChipSelect**)

**Parameters:**

**ChipSelect** is the specified chip.

The value could be the following values:

- **EXB\_CS0**: for chip 0
- **EXB\_CS1**: for chip 1

**Description:**

This function will enable the access to the specified chip.

**Return:**

None

### 9.2.3.5 EXB\_Disable

Disable the specified chip.

**Prototype:**

void

EXB\_Disable(uint8\_t **ChipSelect**)

**Parameters:**

**ChipSelect** is the specified chip.

The value could be the following values:

- **EXB\_CS0**: for chip 0
- **EXB\_CS1**: for chip 1

**Description:**

This function will disable the access to the specified chip.

**Return:**

None

### 9.2.3.6 EXB\_Init

Initialize the specified chip.

**Prototype:**

void

EXB\_Init (uint8\_t **ChipSelect**,  
          EXB\_InitTypeDef\* **InitStruct**)

**Parameters:**

**ChipSelect** is the specified chip.

The value could be the following values:

- **EXB\_CS0**: for chip 0
- **EXB\_CS1**: for chip 1

**InitStruct** is the structure containing basic EXB configuration including address space size, chip start address, data bus width and the cycle of external buses. (Refer to “Data Structure Description” for details)

**Description:**

This function will initialize the EXB interface for the specified chip.

**Return:**

None

## 9.2.4 Data Structure Description

### 9.2.4.1 EXB\_InitTypeDef

**Data Fields:**

uint8\_t

**AddrSpaceSize** Set the address space size, which can be set as:

- **EXB\_16M\_BYTE**: address space is 16Mbyte,
- **EXB\_8M\_BYTE**: address space is 8Mbyte,
- **EXB\_4M\_BYTE**: address space is 4Mbyte,
- **EXB\_2M\_BYTE**: address space is 2Mbyte,
- **EXB\_1M\_BYTE**: address space is 1Mbyte,
- **EXB\_512K\_BYTE**: address space is 512Kbyte,
- **EXB\_256K\_BYTE**: address space is 256Kbyte,
- **EXB\_128K\_BYTE**: address space is 128Kbyte,
- **EXB\_64K\_BYTE**: address space is 64Kbyte.

Uint16\_t

**StartAddr** Set the start address. The max value is 0x1FF.

uint8\_t

**BusWidth** Set the data bus width, which can be set as:

- **EXB\_BUS\_WIDTH\_BIT\_8**: data bus width is 8bit,
- **EXB\_BUS\_WIDTH\_BIT\_16**: data bus width is 16bit.

EXB\_CyclesTypeDef

**Cycles** Set the cycle of external buses, which consists of following members:

**InternalWait**, **ReadSetupCycle**, **WriteSetupCycle**, **ALEWaitCycle** (For multiplex bus mode only), **ReadRecoveryCycle**, **WriteRecoveryCycle** and  
**ChipSelectRecoveryCycle**. (Refer to “EXB\_CyclesTypeDef” for details)

### 9.2.4.2 EXB\_CyclesType Def

#### Data Fields:

uint8\_t

**InternalWait** Set the internal wait, which can be set as:

- **EXB\_INTERNAL\_WAIT\_0**: 0 wait,
- **EXB\_INTERNAL\_WAIT\_1**: 1 wait,
- **EXB\_INTERNAL\_WAIT\_2**: 2 waits,
- **EXB\_INTERNAL\_WAIT\_3**: 3 waits,
- **EXB\_INTERNAL\_WAIT\_4**: 4 waits,
- **EXB\_INTERNAL\_WAIT\_5**: 5 waits,
- **EXB\_INTERNAL\_WAIT\_6**: 6 waits,
- **EXB\_INTERNAL\_WAIT\_7**: 7 waits,
- **EXB\_INTERNAL\_WAIT\_8**: 8 waits,
- **EXB\_INTERNAL\_WAIT\_9**: 9 waits,
- **EXB\_INTERNAL\_WAIT\_10**: 10 waits,
- **EXB\_INTERNAL\_WAIT\_11**: 11 waits,
- **EXB\_INTERNAL\_WAIT\_12**: 12 waits,
- **EXB\_INTERNAL\_WAIT\_13**: 13 waits,
- **EXB\_INTERNAL\_WAIT\_14**: 14 waits,
- **EXB\_INTERNAL\_WAIT\_15**: 15 waits.

uint8\_t

**ReadSetupCycle** Set the read setup cycle, which can be set as:

- **EXB\_CYCLE\_0**: 0 cycle,
- **EXB\_CYCLE\_1**: 1 cycle,
- **EXB\_CYCLE\_2**: 2 cycles,
- **EXB\_CYCLE\_4**: 4 cycles.

uint8\_t

**WriteSetupCycle** Set the write setup cycle, which can be set as:

- **EXB\_CYCLE\_0**: 0 cycle,
- **EXB\_CYCLE\_1**: 1 cycle,
- **EXB\_CYCLE\_2**: 2 cycles,
- **EXB\_CYCLE\_4**: 4 cycles.

uint8\_t

**ALEWaitCycle** Set the ALE waits cycle for multiplex bus, which can be set as:

- **EXB\_CYCLE\_0**: 0 cycle,
- **EXB\_CYCLE\_1**: 1 cycle,
- **EXB\_CYCLE\_2**: 2 cycles,
- **EXB\_CYCLE\_4**: 4 cycles.

uint8\_t

**ReadRecoveryCycle** Set the read recovery cycle, which can be set as:

- **EXB\_CYCLE\_0**: 0 cycle,
- **EXB\_CYCLE\_1**: 1 cycle,
- **EXB\_CYCLE\_2**: 2 cycles,
- **EXB\_CYCLE\_3**: 3 cycles,
- **EXB\_CYCLE\_4**: 4 cycles,
- **EXB\_CYCLE\_5**: 5 cycles,
- **EXB\_CYCLE\_6**: 6 cycles,
- **EXB\_CYCLE\_8**: 8 cycles.

uint8\_t

**WriteRecoveryCycle** Set the write recovery cycle, which can be set as:

- **EXB\_CYCLE\_0**: 0 cycle,
- **EXB\_CYCLE\_1**: 1 cycle,
- **EXB\_CYCLE\_2**: 2 cycles,
- **EXB\_CYCLE\_3**: 3 cycles,
- **EXB\_CYCLE\_4**: 4 cycles,
- **EXB\_CYCLE\_5**: 5 cycles,
- **EXB\_CYCLE\_6**: 6 cycles,
- **EXB\_CYCLE\_8**: 8 cycles.

uint8\_t

**ChipSelectRecoveryCycle** Set the chip select recovery cycle, which can be:

- **EXB\_CYCLE\_0**: 0 cycle,
- **EXB\_CYCLE\_1**: 1 cycle,
- **EXB\_CYCLE\_2**: 2 cycles,
- **EXB\_CYCLE\_4**: 4 cycles.

## 10. FC

### 10.1 Overview

TMPM440 device contains flash memory, the flash size of TMPM440F10XBG is 1024Kbytes, and flash size of TMPM440FEXBG is 768kbytes.

In on-board programming, the CPU is to execute software commands for rewriting or erasing the flash memory. Writing and erasing flash memory data are in accordance with the standard JEDEC commands. Besides it also provides the registers that are used to monitor the status of the flash memory and to indicate the protection status of each block, and activate security function.

The block configuration of flash memory please refers to the MCU data sheet.

This driver is contained in \Libraries\TX04\_Periph\_Driver\src\tmpm440\_fc.c with \Libraries\TX04\_Periph\_Driver\inc\tmpm440\_fc.h containing the API definitions for use by applications.

## 10.2 API Functions

### 10.2.1 Function List

- ◆ void FC\_SetSecurityBit(FunctionalState **NewState**)
- ◆ FunctionalState FC\_GetSecurityBit(void)
- ◆ WorkState FC\_GetBusyState(void)
- ◆ FunctionalState FC\_GetBlockProtectState(uint8\_t **BlockNum**)
- ◆ FC\_Result FC\_ProgramBlockProtectState(uint8\_t **BlockNum**)
- ◆ FC\_Result FC\_EraseBlockProtectState(uint8\_t **BlockGroup**)
- ◆ FC\_Result FC\_WritePage(uint32\_t **PageAddr**, uint32\_t \* **Data**)
- ◆ FC\_Result FC\_EraseBlock(uint32\_t **BlockAddr**)
- ◆ FC\_Result FC\_EraseChip(void)
- ◆ void FC\_SetCtrlReg(FunctionalState **NewState**)

### 10.2.2 Detailed Description

Functions listed above can be divided into four parts:

- 1) The security function restricts flash ROM data readout and debugging.  
FC\_SetSecurityBit(), FC\_GetSecurityBit().

- 2) The functions get the automatic operation status and each block protection status:  
FC\_GetBusyState(), FC\_GetBlockProtectState().
- 3) The functions change the protection status of each block:  
FC\_ProgramBlockProtectState(), FC\_EraseBlockProtectState().
- 4) Use automatic operation command to write or erase the content of flash.  
FC\_WritePage(), FC\_EraseBlock(), FC\_EraseChip().
- 5) Others:  
FC\_SetCtrlReg().

## 10.2.3 Function Documentation

### 10.2.3.1 FC\_SetSecurityBit

Set the value of SECBIT register.

**Prototype:**

void

FC\_SetSecurityBit (FunctionalState **NewState**)

**Parameters:**

**NewState:** Select the state of SECBIT register.

This parameter can be one of the following values:

- **DISABLE:** Protection function is not available.
- **ENABLE:** Protection function is available.

**Description:**

- 1) All the protection bits (the FLCS<BLPRO> bits) used for the write/erase-protection function are set to "1".
- 2) The SECBIT <SECBIT> bit is set to "1".

Only when the two conditions above are met at the same time, the security function that restricts flash ROM Data readout and debugging will be available. At this time, communication of JTAG/SW is prohibited, it means you can not use JTAG to debug, so please be careful when you want to use this API to set SECBIT<SEBIT> to "1".

The SECBIT <SECBIT> bit is set to "1" at a power-on reset right after power-on.

**Return:**

None

### 10.2.3.2 FC\_GetSecurityBit

Get the value of SECBIT register.

**Prototype:**

FunctionalState  
FC\_GetSecurityBit(void)

**Parameters:**

None

**Description:**

This API is used to get the state of the SECBIT register. If the value of SECBIT <SECBIT> bit is "1", it returns **ENABLE**. If the value of SECBIT <SECBIT> bit is "0", it returns **DISABLE**.

**Return:**

State of SECBIT register.

**DISABLE**: Protection function is not available.

**ENABLE**: Protection function is available.

### 10.2.3.3 FC\_GetBusyState

Get the status of the flash auto operation.

**Prototype:**

WorkState  
FC\_GetBusyState (void)

**Parameters:**

None

**Description:**

When the flash memory is in automatic operation, it outputs "0" to indicate that it is busy. When the automatic operation is normally terminated, it returns to the ready state and outputs "1" to accept the next command.

**Return:**

Status of the flash automatic operation:

**BUSY**: Flash memory is in automatic operation.

**DONE**: Automatic operation is normally terminated. The next command can be sent and executed.

#### 10.2.3.4 FC\_GetBlockProtectState

Get the block protection status.

**Prototype:**

FunctionalState

FC\_GetBlockProtectState(uint8\_t **BlockNum**)

**Parameters:**

**BlockNum**: The flash block number

TMPM440F10XBG:

- **FC\_BLOCK\_0** to **FC\_BLOCK\_27**

TMPM440FEXBG:

- **FC\_BLOCK\_0** to **FC\_BLOCK\_23**

**Description:**

Each protection bit represents the protection status of the corresponding block. When a bit is set to "1", it indicates that the block corresponding to the bit is protected. When the block is protected, it can't be written or erased. About the block configuration of the flash memory, please refer to overview.

**Return:**

Block protection status.

**DISABLE**: Block is unprotected

**ENABLE**: Block is protected

#### 10.2.3.5 FC\_ProgramBlockProtectState

Program the protection bits.

**Prototype:**

FC\_Result

FC\_ProgramProtectState(uint8\_t **BlockNum**)

**Parameters:**

TMPM440F10XBG:

- **FC\_BLOCK\_0** to **FC\_BLOCK\_27**

TMPM440FEXBG:

- **FC\_BLOCK\_0** to **FC\_BLOCK\_23**

**Description:**

This API is used to set the protection bit to "1" so that the corresponding block can be protected. When the block is protected, it can't be written or erased.

One protection bit will be programmed when this API is executed each time.

**Return:**

Result of the operation to program the protection bit.

**FC\_SUCCESS:** Set the protection bit to “1” successfully.

**FC\_ERROR\_PROTECTED:** The protection bit is “1” already, and it doesn’t need to program it again.

**FC\_ERROR\_OVER\_TIME:** Program block protection bit operation over time error.

#### 10.2.3.6 FC\_EraseBlockProtectState

Erase the protection bits.

**Prototype:**

FC\_Result

FC\_EraseBlockProtectState(uint8\_t **BlockGroup**)

**Parameters:**

**BlockGroup:** The flash block group

- **FC\_BLOCK\_GROUP\_0:** block 0 to 7.
- **FC\_BLOCK\_GROUP\_1:** block 8 to 13.
- **FC\_BLOCK\_GROUP\_2:** block 14 to 21.
- **FC\_BLOCK\_GROUP\_3:** block 22 to 27(for TMPM440F10XBG);  
block 22 to 23(for  
TMPM440FEXBG);

**Description:**

This API is used to erase the protection bits (clear them to “0”) so that the corresponding blocks will not be protected.

One group of protection bits will be erased when this API is executed each time.

**Return:**

Result of the operation to erase the protection bits.

**FC\_SUCCESS:** Erase the protection bits successfully.

**FC\_ERROR\_OVER\_TIME:** Erase block protection bits operation over time error.

#### 10.2.3.7 FC\_WritePage

Write data to the specified page.

**Prototype:**

FC\_Result

FC\_WritePage(uint32\_t **PageAddr**, uint32\_t \* **Data**)

**Parameters:**

**PageAddr:** The page start address

**Data:** The pointer to data buffer to be written into the page. The data size should be FC\_PAGE\_SIZE(TMPM440:512 Bytes).

**Description:**

This API is used to write data to specified page.

It contains 64 words in a page. The flash can only be written page by page.

The automatic page programming is allowed only once for a page already erased. No programming can be performed twice or more time irrespective of data value whether it is “1” or “0”.

**\*Note:** An attempt to rewrite a page two or more times without erasing the content can cause damages to the device.

**Return:**

Result of the operation to write data to the specified page.

**FC\_SUCCESS:** data is written to the specified page accurately.

**FC\_ERROR\_PROTECTED:** The block is protected. The write operation can't be executed.

**FC\_ERROR\_OVER\_TIME:** Write operation over time error.

#### 10.2.3.8    **FC\_EraseBlock**

Erase the content of specified block.

**Prototype:**

FC\_Result

FC\_EraseBlock(uint32\_t *BlockAddr*)

**Parameters:**

**BlockAddr:** The block starts address.

**Description:**

This API is used to erase the content of specified block. Only unprotected blocks will be erased.

**Return:**

Result of the operation to erase the content of specified block.

**FC\_SUCCESS:** the content of the specified block is erased successfully.

**FC\_ERROR\_PROTECTED:** The block is protected. The erase operation can't be executed. The block will not be erased.

**FC\_ERROR\_OVER\_TIME:** Erase operation over time error.

#### 10.2.3.9    **FC\_EraseChip**

Erase the content of the entire chip.

**Prototype:**

FC\_Result  
FC\_EraseChip(void)

**Parameters:**

None

**Description:**

This API is used to erase the content of the entire chip. If all the blocks are unprotected, the entire chip will be erased. If parts of blocks are protected, only unprotected blocks will be erased.

**Return:**

Result of the operation to erase the content of the entire chip.

**FC\_SUCCESS:** If all the blocks are unprotected, the entire chip is erased. If parts of blocks are protected, only unprotected blocks are erased.

**FC\_ERROR\_PROTECTED:** All blocks are protected. The erase chip operation can't be executed.

**FC\_ERROR\_OVER\_TIME:** Erase Chip operation over time error.

#### 10.2.3.10 FC\_SetCtrlReg

Enable or Disable flash buffer

**Prototype:**

void  
FC\_SetCtrlReg(FunctionalState **NewState**)

**Parameters:**

**NewState:** Flash buffer is enabled /disabled.

This parameter can be one of the following values:

**ENABLE:** Flash buffer is enabled.

**DISABLE:** Flash buffer is disabled.

#### 10.2.4 Data Structure Description

None

## 11. FUART

### 11.1 Overview

TOSHIBA TMPM440 contains the Asynchronous serial channel (Full UART) with Modem control.

TOSHIBA TMPM440 contains two channels Full UART: FUART0, FUART1.

The FUART driver APIs provide a set of functions to configure the Full UART channel, including such common parameters as baud rate, bit length, parity check, stop bit, flow control, and to control transfer like sending/receiving data, checking error and so on.

All driver APIs are contained in /Libraries/TX04\_Periph\_Driver/src/tmpm440\_fuart.c, with /Libraries/TX04\_Periph\_Driver/inc/tmpm440\_fuart.h containing the macros, data types, structures and API definitions for use by applications.

### 11.2 API Functions

#### 11.2.1 Function List

- ◆ void FUART\_Enable(TSB\_FUART\_TypeDef \* **FUARTx**)
- ◆ void FUART\_Disable(TSB\_FUART\_TypeDef \* **FUARTx**)
- ◆ uint32\_t FUART\_GetRxData(TSB\_FUART\_TypeDef \* **FUARTx**)
- ◆ void FUART\_SetTxData(TSB\_FUART\_TypeDef \* **FUARTx**, uint32\_t **Data**)
- ◆ FUART\_Error FUART\_GetErrStatus(TSB\_FUART\_TypeDef \* **FUARTx**)
- ◆ void FUART\_ClearErrStatus(TSB\_FUART\_TypeDef \* **FUARTx**)
- ◆ WorkState FUART\_GetBusyState(TSB\_FUART\_TypeDef \* **FUARTx**)
- ◆ FUART\_StorageStatus FUART\_GetStorageStatus(TSB\_FUART\_TypeDef \* **FUARTx**, UART\_Direction **Direction**)
- ◆ void FUART\_Init(TSB\_FUART\_TypeDef \* **FUARTx**, FUART\_InitTypeDef \* **InitStruct**)
- ◆ void FUART\_EnableFIFO(TSB\_FUART\_TypeDef \* **FUARTx**)
- ◆ void FUART\_DisableFIFO(TSB\_FUART\_TypeDef \* **FUARTx**)
- ◆ void FUART\_SetSendBreak(TSB\_FUART\_TypeDef \* **FUARTx**, FunctionalState **NewState**)
- ◆ void FUART\_SetINTFIFOLevel(TSB\_FUART\_TypeDef \* **FUARTx**, uint32\_t **RxLevel**, uint32\_t **TxLevel**)
- ◆ void FUART\_SetINTMask(TSB\_FUART\_TypeDef \* **FUARTx**, uint32\_t **IntMaskSrc**)
- ◆ FUART\_INTStatus FUART\_GetINTMask(TSB\_FUART\_TypeDef \* **FUARTx**)
- ◆ FUART\_INTStatus FUART\_GetRawINTStatus(TSB\_FUART\_TypeDef \* **FUARTx**)
- ◆ FUART\_INTStatus FUART\_GetMaskedINTStatus(TSB\_FUART\_TypeDef \* **FUARTx**)

- 
- ◆ void FUART\_ClearINT(TSB\_FUART\_TypeDef \* **FUARTx**, FUART\_INTStatus **INTStatus**)
  - ◆ void FUART\_SetDMAOnErr(TSB\_FUART\_TypeDef \* **FUARTx**, FunctionalState **NewState**)
  - ◆ void FUART\_SetFIFODMA(TSB\_FUART\_TypeDef \* **FUARTx**, FUART\_Direction **Direction**, FunctionalState **NewState**)
  - ◆ FUART\_AllModemStatus FUART\_GetModemStatus(TSB\_FUART\_TypeDef \* **FUARTx**)

## 11.2.2 Detailed Description

Functions listed above can be divided into five parts:

- 1) Full UART Configuration and Initialization, common operation
  - FUART\_Enable(), FUART\_Disable, FUART\_Init(), FUART\_GetRxData(),
  - FUART\_SetTxData(), FUART\_GetErrStatus(), FUART\_ClearErrStatus(),
  - FUART\_GetBusyState(), FUART\_GetStorageStatus(), FUART\_SetSendBreak()
- 2) Configure FIFO and DMA.
  - FUART\_EnableFIFO(), FUART\_DisableFIFO(), FUART\_SetINTFIFOLevel(),
  - FUART\_SetFIFODMA, FUART\_SetDMAOnErr().
- 3) Configure interrupt, get interrupt status and clear interrupt.
  - FUART\_SetINTMask(), FUART\_GetINTMask(), FUART\_GetRawINTStatus(),
  - FUART\_GetMaskedINTStatus, FUART\_ClearINT().
- 4) Modem control.
  - FUART\_GetModemStatus().

## 11.2.3 Function Documentation

**Note:** in all of the following APIs, parameter “TSB\_FUART\_TypeDef\* **FUARTx**” can be **FUART0 or FUART1**.

### 11.2.3.1 FUART\_Enable

Enable the specified Full UART channel.

**Prototype:**

```
void  
FUART_Enable(TSB_FUART_TypeDef * FUARTx)
```

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Description:**

This API will enable the specified Full UART channel selected by **FUARTx**.

**Return:**

None

### 11.2.3.2 FUART\_Disable

Disable the specified Full UART channel.

**Prototype:**

void

FUART\_Disable(TSB\_FUART\_TypeDef \* **FUARTx**)

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Description:**

This API will disable the specified Full UART channel selected by **FUARTx**.

**Return:**

None

### 11.2.3.3 FUART\_GetRxData

Get received data from the specified Full UART channel.

**Prototype:**

uint32\_t

FUART\_GetRxData(TSB\_FUART\_TypeDef \* **FUARTx**)

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Description:**

This API will get the data received from the specified Full UART channel selected by **FUARTx**. It is appropriate to call the function after

**FUART\_GetStorageStatus(FUARTx, FUART\_RX)** returns

**FUART\_STORAGE\_NORMAL** or **FUART\_STORAGE\_FULL**.

**Return:**

The data received from the specified Full UART channel

#### 11.2.3.4 FUART\_SetTxData

Set data to be sent and start transmitting via the specified Full UART channel.

**Prototype:**

void

```
FUART_SetTxData(TSB_FUART_TypeDef * FUARTx,  
                 uint32_t Data)
```

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Data**: A frame to be sent, which can be 5-bit, 6-bit, 7-bit or 8-bit, depending on the initialization. The Data range is 0x00 to 0xFF.

**Description:**

This API will set data to be sent and start transmitting via the specified Full UART channel selected by **FUARTx**.

**Return:**

None

#### 11.2.3.5 FUART\_GetErrStatus

Get receive error status.

**Prototype:**

FUART\_Err

```
FUART_GetErrStatus(TSB_FUART_TypeDef * FUARTx)
```

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Description:**

This API will get the error status after a data has been transferred, so this API must be executed after **FUART\_GetRxData(FUARTx)**, only in this read sequence can the right error status information be got.

**Return:**

**FUART\_NO\_ERR** means there is no error in the last transfer.

**FUART\_OVERRUN** means that overrun occurs in the last transfer.

**FUART\_PARITY\_ERR** means either even parity or odd parity fails.

**FUART\_FRAMING\_ERR** means there is framing error in the last transfer.

**FUART\_BREAK\_ERR** means there is break error in the last transfer.

**FUART\_ERRS** means that 2 or more errors occurred in the last transfer.

#### 11.2.3.6 FUART\_ClearErrStatus

Clear receive error status.

**Prototype:**

void

FUART\_ClearErrStatus(TSB\_FUART\_TypeDef \* **FUARTx**)

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Description:**

This API will clear all the receive errors, including framing, parity, break and overrun errors.

**Return:**

None

#### 11.2.3.7 FUART\_GetBusyState

Get the state that whether the specified Full UART channel is transmitting data or stopped.

**Prototype:**

WorkState

FUART\_GetBusyState(TSB\_FUART\_TypeDef \* **FUARTx**)

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Description:**

This API will get the work state of the specified Full UART channel to see if it is transmitting data or stopped.

**Return:**

Work state of the specified Full UART channel:

**BUSY**: The Full UART is transmitting data

**DONE:** The Full UART has stopped transmitting data

### 11.2.3.8 FUART\_GetStorageStatus

Get the FIFO or hold register status.

**Prototype:**

```
FUART_StorageStatus  
FUART_GetStorageStatus(TSB_FUART_TypeDef * FUARTx,  
                      FUART_Direction Direction)
```

**Parameters:**

**FUARTx:** The specified Full UART channel.

**Direction:** The direction of Full UART

- **FUART\_RX:** for receive FIFO or receive hold register
- **FUART\_TX:** for transmit FIFO or transmit hold register

**Description:**

When FIFO is enabled, this API will get the transmit or receive FIFO status.

When FIFO is disabled, this API will get the transmit or receive hold register status.

**Return:**

**FUART\_StorageStatus:** The FIFO or hold register status.

**FUART\_STORAGE\_EMPTY:** The FIFO or the hold register is empty.

**FUART\_STORAGE\_NORMAL:** The FIFO is normal, not empty and not full.

**FUART\_STORAGE\_INVALID:** The FIFO or the hold register is in invalid status.

**FUART\_STORAGE\_FULL:** The FIFO or the hold register is full.

### 11.2.3.9 FUART\_Init

Initialize and configure the specified Full UART channel.

**Prototype:**

```
void  
FUART_Init(TSB_FUART_TypeDef * FUARTx,  
            FUART_InitTypeDef * InitStruct)
```

**Parameters:**

**FUARTx:** The specified Full UART channel.

**InitStruct:** The structure containing Full UART configuration including baud rate, data bits per transfer, stop bits, parity, transfer mode and flow control  
(Refer to “Data Structure Description” for details).

**Description:**

This API will initialize and configure the baud rate, the number of bits per transfer, stop bit, parity, transfer mode and flow control for the specified Full UART channel selected by **FUARTx**.

This API must be executed before Full UART is enabled.

**Return:**

None

### **11.2.3.10 FUART\_EnableFIFO**

Enable the transmit and receive FIFO.

**Prototype:**

void

FUART\_EnableFIFO(TSB\_FUART\_TypeDef \* **FUARTx**)

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Description:**

This API will enable the transmit and receive FIFO of the specified UART channel selected by **FUARTx**.

**Return:**

None

### **11.2.3.11 FUART\_DisableFIFO**

Disable the transmit and receive FIFO and the mode will be changed to character mode.

**Prototype:**

FUART\_DisableFIFO(TSB\_FUART\_TypeDef \* **FUARTx**)

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Description:**

This API will disable the transmit and receive FIFO of the specified UART channel selected by **FUARTx**. Then the Full UART work mode will be changed from FIFO mode to character mode.

**Return:**

None

### **11.2.3.12 FUART\_SetSendBreak**

Generate the break condition for Full UART.

**Prototype:**

void

```
FUART_SetSendBreak(TSB_FUART_TypeDef * FUARTx,  
                    FunctionalState NewState)
```

**Parameters:**

**FUARTx**: The specified Full UART channel.

**NewState**: New state of the FUART send break.

- **ENABLE**: Enable the send break to generate transmit break condition
- **DISABLE**: Disable the send break

**Description:**

This API is used to generate the transmit break condition. For generation of the transmit break condition, the send break function must be enabled by this API while at least one frame or longer being transmitted. Even when the break condition is generated, the contents of the transmit FIFO are not affected.

**Return:**

None

### **11.2.3.13 FUART\_SetINTFOLevel**

Set the Receive and Transmit interrupt FIFO level.

**Prototype:**

void

```
FUART_SetINTFOLevel(TSB_FUART_TypeDef * FUARTx,  
                      uint32_t RxLevel,  
                      uint32_t TxLevel)
```

**Parameters:**

**FUARTx:** The specified Full UART channel.

**RxLevel:** Receive interrupt FIFO level. (Receive FIFO is 32 location deep)

- **FUART\_RX\_FIFO\_LEVEL\_4:** The data in Receive FIFO become  $\geq 4$  words
- **FUART\_RX\_FIFO\_LEVEL\_8:** The data in Receive FIFO become  $\geq 8$  words
- **FUART\_RX\_FIFO\_LEVEL\_16:** The data in Receive FIFO become  $\geq 16$  words
- **FUART\_RX\_FIFO\_LEVEL\_24:** The data in Receive FIFO become  $\geq 24$  words
- **FUART\_RX\_FIFO\_LEVEL\_28:** The data in Receive FIFO become  $\geq 28$  words

**TxLevel:** Transmit interrupt FIFO level. (Transmit FIFO is 32 location deep)

- **FUART\_TX\_FIFO\_LEVEL\_4:** The data in Transmit FIFO become  $\leq 4$  words
- **FUART\_TX\_FIFO\_LEVEL\_8:** The data in Transmit FIFO become  $\leq 8$  words
- **FUART\_TX\_FIFO\_LEVEL\_16:** The data in Transmit FIFO become  $\leq 16$  words
- **FUART\_TX\_FIFO\_LEVEL\_24:** The data in Transmit FIFO become  $\leq 24$  words
- **FUART\_TX\_FIFO\_LEVEL\_28:** The data in Transmit FIFO become  $\leq 28$  words

**Description:**

This API is used to define the FIFO level at which UARTRXINTR and UARTTXINTR are generated. The interrupts are generated based on a transition through a level rather than based on the level.

**Return:**

None

#### 11.2.3.14 FUART\_SetINTMask

Mask(Enable) interrupt source of the specified channel.

**Prototype:**

void

```
FUART_SetINTMask(TSB_FUART_TypeDef * FUARTx,  
                  uint32_t IntMaskSrc)
```

**Parameters:**

**FUARTx:** The specified Full UART channel.

**IntMaskSrc:** The interrupt source to be masked(enabled).

To enable no interrupt, use the parameter:

- **FUART\_NONE\_INT\_MASK**

To enable the interrupt one by one, use the “OR” operation with below parameter:

- **FUART\_CTS\_MODEM\_INT\_MASK:** Enable CTS modem interrupt
- **FUART\_RX\_FIFO\_INT\_MASK:** Enable receive FIFO interrupt
- **FUART\_TX\_FIFO\_INT\_MASK:** Enable transmit FIFO interrupt
- **FUART\_RX\_TIMEOUT\_INT\_MASK:** Enable receive timeout interrupt
- **FUART\_FRAMING\_ERR\_INT\_MASK:** Enable framing error interrupt
- **FUART\_PARITY\_ERR\_INT\_MASK:** Enable parity error interrupt

- **FUART\_BREAK\_ERR\_INT\_MASK**: Enable break error interrupt
  - **FUART\_OVERRUN\_ERR\_INT\_MASK**: Enable overrun error interrupt
- To enable all the interrupts, use the parameter:
- **FUART\_ALL\_INT\_MASK**

**Description:**

This API will enable the interrupt source of the specified channel. With using this API, interrupts specified by *IntMaskSrc* will be enabled, the other interrupts will be disabled.

**Return:**

None

### 11.2.3.15 FUART\_GetINTMask

Get the mask(Enable) setting for each interrupt source.

**Prototype:**

FUART\_INTStatus

FUART\_GetINTMask(TSB\_FUART\_TypeDef \* **FUARTx**)

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Description:**

This API will get the Full UART interrupt configuration. This API can get the information that which interrupts are enabled and which interrupts are disabled.

**Return:**

**FUART\_INTStatus**: The union that indicates interrupt enable configuration.  
(Refer to “Data Structure Description” for details).

### 11.2.3.16 FUART\_GetRawINTStatus

Get the raw interrupt status of the specified Full UART channel.

**Prototype:**

FUART\_INTStatus

FUART\_GetRawINTStatus(TSB\_FUART\_TypeDef \* **FUARTx**)

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Description:**

This API will get the raw interrupt status of the specified Full UART channel specified by **FUARTx**.

**Return:**

**FUART\_INTStatus**: The union that indicates the raw interrupt status.  
(Refer to “Data Structure Description” for details).

### 11.2.3.17 FUART\_GetMaskedINTStatus

Get the masked interrupt status of the specified Full UART channel.

**Prototype:**

```
FUART_INTStatus  
FUART_GetMaskedINTStatus(TSB_FUART_TypeDef * FUARTx)
```

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Description:**

This API will get the masked interrupt status of the specified Full UART channel specified by **FUARTx**.

**Return:**

**FUART\_INTStatus**: The union that indicates the masked interrupt status.  
(Refer to “Data Structure Description” for details).

### 11.2.3.18 FUART\_ClearINT

Clear the interrupts of the specified Full UART channel.

**Prototype:**

```
void  
FUART_ClearINT(TSB_FUART_TypeDef * FUARTx,  
                FUART_INTStatus INTStatus)
```

**Parameters:**

**FUARTx**: The specified Full UART channel.

**INTStatus**: The union that indicates the interrupts to be cleared. When a bit of this parameter is set to 1, the associated interrupt is cleared.  
(Refer to “Data Structure Description” for details).

**Description:**

This API can clear the interrupts of the specified channel selected by **FUARTx**.

**Return:**

None

**11.2.3.19 FUART\_SetDMAOnErr**

Enable or disable the DMA receive request output on assertion of a UART error interrupt.

**Prototype:**

void

```
FUART_SetDMAOnErr(TSB_FUART_TypeDef * FUARTx,  
                    FunctionalState NewState)
```

**Parameters:**

**FUARTx**: The specified Full UART channel.

**NewState**: New state of the DMA receive request output on assertion of a UART error interrupt.

- **ENABLE**: The DMA on error is available, the DMA receive request output, UARTRXDMASREQ or UARTRXDMABREQ, is disabled on assertion of a UART error interrupt.
- **DISABLE**: The DMA on error is not available, the DMA receive request output, UARTRXDMASREQ or UARTRXDMABREQ, is enabled on assertion of a UART error interrupt.

**Description:**

This API is used to enable or disable the DMA receive request output on assertion of a UART error interrupt.

**Return:**

None

**11.2.3.20 FUART\_SetFIFODMA**

Enable or Disable the Transmit FIFO DMA or Receive FIFO DMA.

**Prototype:**

void

```
FUART_SetFIFODMA(TSB_FUART_TypeDef * FUARTx,
```

FUART\_Direction *Direction*,  
FunctionalState *NewState*)

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Direction**: The direction of Full UART.

- **FUART\_RX**: Receive FIFO
- **FUART\_TX**: Transmit FIFO

**NewState**: New state of the FIFO DMA.

- **ENABLE**: Enable FIFO DMA

- **DISABLE**: Disable FIFO DMA

**Description:**

This API will enable or disable the Transmit FIFO DMA or Receive FIFO DMA.

The bus width must be set to 8-bits, if you transfer the data of transmit / receive FIFO by using DMAC.

**Return:**

None

### 11.2.3.21 FUART\_GetModemStatus

Get the Modem Status: CTS

**Prototype:**

FUART\_AllModemStatus

FUART\_GetModemStatus(TSB\_FUART\_TypeDef \* **FUARTx**)

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Description:**

This API will enable the transmit and receive FIFO of the specified UART channel selected by **FUARTx**.

**Return:**

**FUART\_AllModemStatus**: The union that indicates all the modem status.

(Refer to “Data Structure Description” for details).

## 11.2.4 Data Structure Description

### 11.2.4.1 FUART\_InitTypeDef

#### Data Fields:

uint32\_t

**BaudRate** configures the Full UART communication baud rate, it can't be 0(bsp) and must be smaller than 2950000(bps).

uint32\_t

**DataBits** specifies data bits per transfer, which can be set as:

- **UART\_DATA\_BITS\_5** for 5-bit mode
- **UART\_DATA\_BITS\_6** for 6-bit mode
- **UART\_DATA\_BITS\_7** for 7-bit mode
- **UART\_DATA\_BITS\_8** for 8-bit mode

uint32\_t

**StopBits** specifies the length of stop bit transmission, which can be set as:

- **UART\_STOP\_BITS\_1** for 1 stop bit
- **UART\_STOP\_BITS\_2** for 2 stop bits

uint32\_t

**Parity** specifies the parity mode, which can be set as:

- **UART\_NO\_PARITY** for no parity
- **UART\_0\_PARITY** for 0 parity
- **UART\_1\_PARITY** for 1 parity
- **UART\_EVEN\_PARITY** for even parity
- **UART\_ODD\_PARITY** for odd parity

uint32\_t

**Mode** enables or disables reception, transmission or both, which can be set as:

- **UART\_ENABLE\_TX** for enabling transmission
- **UART\_ENABLE\_RX** for enabling reception
- **UART\_ENABLE\_TX | UART\_ENABLE\_RX** for enabling both reception and transmission

uint32\_t

**FlowCtrl** Enable or disable the hardware flow control, which can be set as:

- **UART\_NONE\_FLOW\_CTRL** for no flow control
- **UART\_CTS\_FLOW\_CTRL** for enabling CTS flow control
- **UART\_CTS\_FLOW\_CTRL | UART\_RTS\_FLOW\_CTRL** for enabling both CTS and RTS flow control

### 11.2.4.2 FUART\_INTStatus

**Data Fields:**

uint32\_t

**All:** Full UART interrupt status or mask.**Bit**

uint32\_t

**Reserved:** 1      Reserved

uint32\_t

**CTS:** 1      CTS modem interrupt

uint32\_t

**Reserved:** 1      Reserved t

uint32\_t

**Reserved:** 1      Reserved

uint32\_t

**RxFIFO:** 1      Receive FIFO interrupt

uint32\_t

**TxFIFO:** 1      Transmit FIFO interrupt

uint32\_t

**RxTimeout:** 1      Receive timeout interrupt

uint32\_t

**FramingErr:** 1      Framing error interrupt

uint32\_t

**ParityErr:** 1      Parity error interrupt

uint32\_t

**BreakErr:** 1      Break error interrupt

uint32\_t

**OverrunErr:** 1      Overrun error interrupt

uint32\_t

**Reserved:** 21      Reserved

### 11.2.4.3 FUART\_AllModemStatus

**Data Fields:**

uint32\_t

**All:** Full UART All Modem Status**Bit**

uint32\_t

**CTS:** 1      CTS modem status

uint32\_t

**Reserved:** 31      Reserved

## 12. GPIO

### 12.1 Overview

For TOSHIBA TMPM440 general-purpose I/O ports, inputs and outputs can be specified in units of bits. Besides the general-purpose input/output function, all ports perform specified function.

The GPIO driver APIs provide a set of functions to configure each port, including such common parameters as input, output, pull-up, pull-down, open-drain, CMOS and so on.

All driver APIs are contained in /Libraries/TX04\_Periph\_Driver/src/tmpm440\_gpio.c, with /Libraries/TX04\_Periph\_Driver/inc/tmpm440\_gpio.h containing the macros, data types, structures and API definitions for use by applications.

### 12.2 API Functions

#### 12.2.1 Function List

- uint8\_t GPIO\_ReadData (GPIO\_Port **GPIO\_x**);
- uint8\_t GPIO\_ReadDataBit (GPIO\_Port **GPIO\_x**, uint8\_t **Bit\_x**) ;
- void GPIO\_WriteData (GPIO\_Port **GPIO\_x**, uint8\_t **Data**) ;
- void GPIO\_WriteDataBit (GPIO\_Port **GPIO\_x**, uint8\_t **Bit\_x**, uint8\_t **BitValue**) ;
- void GPIO\_Init (GPIO\_Port **GPIO\_x**, uint8\_t **Bit\_x**,  
                          **GPIO\_InitTypeDef** \* **GPIO\_InitStruct**);
- void GPIO\_SetOutput(GPIO\_Port **GPIO\_x**, uint8\_t **Bit\_x**);
- void GPIO\_SetInput(GPIO\_Port **GPIO\_x**, uint8\_t **Bit\_x**);
- void GPIO\_SetOutputEnableReg(GPIO\_Port **GPIO\_x**, uint8\_t **Bit\_x**, FunctionalState  
**NewState**);
- void GPIO\_SetInputEnableReg(GPIO\_Port **GPIO\_x**, uint8\_t **Bit\_x**, FunctionalState  
**NewState**);
- void GPIO\_SetPullUp(GPIO\_Port **GPIO\_x**, uint8\_t **Bit\_x**, FunctionalState **NewState** );
- void GPIO\_SetPullDown(GPIO\_Port **GPIO\_x**, uint8\_t **Bit\_x**, FunctionalState **NewState**);
- void GPIO\_SetOpenDrain (GPIO\_Port **GPIO\_x**, uint8\_t **Bit\_x**, FunctionalState **NewState**);
- void GPIO\_SetOpenDrain2 (GPIO\_Port **GPIO\_x**, uint8\_t **Bit\_x**,  
                            FunctionalState**NewState**);
- void GPIO\_EnableFuncReg(GPIO\_Port **GPIO\_x**, uint8\_t **FuncReg\_x**, uint8\_t **Bit\_x**);
- void GPIO\_DisableFuncReg(GPIO\_Port **GPIO\_x**, uint8\_t **FuncReg\_x**, uint8\_t **Bit\_x**);

- void GPIO\_WriteDataByte(GPIO\_Port GPIO\_x, uint8\_t Bit\_x, uint8\_t Value);
- void GPIO\_ToggleDataByte(GPIO\_Port GPIO\_x, uint8\_t Bit\_x);

## 12.2.2 Detailed Description

Functions listed above can be divided into three parts:

- 1) Write/Read GPIO or GPIO pin are handled by GPIO\_ReadData(), GPIO\_ReadDataBit(),  
GPIO\_WriteData(), GPIO\_WriteDataBit(),GPIO\_WriteDataByte() and  
GPIO\_ToggleDataByte().
- 2) Initialize and configure the common functions of each GPIO port are handled by  
GPIO\_SetOutput(), GPIO\_SetInput(), GPIO\_SetOutputEnableReg(),  
GPIO\_SetInputEnableReg(), GPIO\_SetPullUp(),GPIO\_SetPullDown(),  
GPIO\_SetOpenDrain() and GPIO\_Init().
- 3) GPIO\_EnableFuncReg () and GPIO\_DisableFuncReg () handle other specified functions.

## 12.2.3 Function Documentation

### 12.2.3.1    **GPIO\_ReadData**

Read specified GPIO Data register.

**Prototype:**

uint8\_t  
GPIO\_ReadData(GPIO\_Port **GPIO\_x**)

**Parameters:**

**GPIO\_x**: Select GPIO port, which can be set as:

- **GPIO\_PA** : GPIO port A
- **GPIO\_PB** : GPIO port B
- **GPIO\_PC** : GPIO port C
- **GPIO\_PD** : GPIO port D
- **GPIO\_PE** : GPIO port E
- **GPIO\_PF** : GPIO port F
- **GPIO\_PG** : GPIO port G
- **GPIO\_PH** : GPIO port H
- **GPIO\_PJ** : GPIO port J
- **GPIO\_PK** : GPIO port K
- **GPIO\_PL** : GPIO port L
- **GPIO\_PM** : GPIO port M
- **GPIO\_PN** : GPIO port N
- **GPIO\_PP** : GPIO port P
- **GPIO\_PR** : GPIO port R
- **GPIO\_PT** : GPIO port T
- **GPIO\_PU** : GPIO port U

- **GPIO\_PV** : GPIO port V
- **GPIO\_PW** : GPIO port W
- **GPIO\_PY** : GPIO port Y
- **GPIO\_PAA** : GPIO port AA
- **GPIO\_PAB** : GPIO port AB
- **GPIO\_PAC** : GPIO port AC
- **GPIO\_PAD** : GPIO port AD
- **GPIO\_PAE** : GPIO port AE
- **GPIO\_PAF** : GPIO port AF
- **GPIO\_PAG** : GPIO port AG
- **GPIO\_PAH** : GPIO port AH
- **GPIO\_PAJ** : GPIO port AJ.

**Description:**

This function will read specified GPIO Data register.

**Return:**

The value read from DATA register.

### 12.2.3.2 **GPIO\_ReadDataBit**

Read specified GPIO pin.

**Prototype:**

```
uint8_t  
GPIO_ReadDataBit(GPIO_Port GPIO_x,  
                  uint8_t Bit_x)
```

**Parameters:**

**GPIO\_x**: Select GPIO port, which can be set as:

- **GPIO\_PA** : GPIO port A
- **GPIO\_PB** : GPIO port B
- **GPIO\_PC** : GPIO port C
- **GPIO\_PD** : GPIO port D
- **GPIO\_PE** : GPIO port E
- **GPIO\_PF** : GPIO port F
- **GPIO\_PG** : GPIO port G
- **GPIO\_PH** : GPIO port H
- **GPIO\_PJ** : GPIO port J
- **GPIO\_PK** : GPIO port K
- **GPIO\_PL** : GPIO port L
- **GPIO\_PM** : GPIO port M
- **GPIO\_PN** : GPIO port N

- **GPIO\_PP** : GPIO port P
- **GPIO\_PR** : GPIO port R
- **GPIO\_PT** : GPIO port T
- **GPIO\_PU** : GPIO port U
- **GPIO\_PV** : GPIO port V
- **GPIO\_PW** : GPIO port W
- **GPIO\_PY** : GPIO port Y
- **GPIO\_PAA** : GPIO port AA
- **GPIO\_PAB** : GPIO port AB
- **GPIO\_PAC** : GPIO port AC
- **GPIO\_PAD** : GPIO port AD
- **GPIO\_PAE** : GPIO port AE
- **GPIO\_PAF** : GPIO port AF
- **GPIO\_PAG** : GPIO port AG
- **GPIO\_PAH** : GPIO port AH
- **GPIO\_PAJ** : GPIO port AJ.

**Bit\_x**: Select GPIO pin, which can be set as:

- **GPIO\_BIT\_0**: GPIO pin 0,
- **GPIO\_BIT\_1**: GPIO pin 1,
- **GPIO\_BIT\_2**: GPIO pin 2,
- **GPIO\_BIT\_3**: GPIO pin 3,
- **GPIO\_BIT\_4**: GPIO pin 4,
- **GPIO\_BIT\_5**: GPIO pin 5,
- **GPIO\_BIT\_6**: GPIO pin 6,
- **GPIO\_BIT\_7**: GPIO pin 7.

#### Description:

This function will read specified GPIO pin.

#### Return:

The value read from GPIO pin as:

- **GPIO\_BIT\_VALUE\_0**: Value 0,
- **GPIO\_BIT\_VALUE\_1**: Value 1.

### 12.2.3.3 **GPIO\_WriteData**

Write specified value to GPIO Data register.

**Prototype:**

```
void  
GPIO_WriteData(GPIO_Port GPIO_x,  
                uint8_t Data)
```

**Parameters:**

**GPIO\_x**: Select GPIO port, which can be set as:

- **GPIO\_PA** : GPIO port A
- **GPIO\_PB** : GPIO port B
- **GPIO\_PC** : GPIO port C
- **GPIO\_PD** : GPIO port D
- **GPIO\_PE** : GPIO port E
- **GPIO\_PF** : GPIO port F
- **GPIO\_PG** : GPIO port G
- **GPIO\_PH** : GPIO port H
- **GPIO\_PJ** : GPIO port J
- **GPIO\_PK** : GPIO port K
- **GPIO\_PL** : GPIO port L
- **GPIO\_PM** : GPIO port M
- **GPIO\_PN** : GPIO port N
- **GPIO\_PP** : GPIO port P
- **GPIO\_PR** : GPIO port R
- **GPIO\_PT** : GPIO port T
- **GPIO\_PU** : GPIO port U
- **GPIO\_PV** : GPIO port V
- **GPIO\_PW** : GPIO port W
- **GPIO\_PY** : GPIO port Y
- **GPIO\_PAD** : GPIO port AD
- **GPIO\_PAE** : GPIO port AE
- **GPIO\_PAF** : GPIO port AF
- **GPIO\_PAG** : GPIO port AG
- **GPIO\_PAH** : GPIO port AH
- **GPIO\_PAJ** : GPIO port AJ.

**Data**: The value will be written to GPIO DATA register.

**Description:**

This function will write new value to specified GPIO Data register.

**Return:**

None

#### 12.2.3.4    **GPIO\_WriteDataBit**

Write specified value of single bit to GPIO pin.

**Prototype:**

```
void  
GPIO_WriteDataBit(GPIO_Port GPIO_x,  
                  uint8_t Bit_x,  
                  uint8_t BitValue)
```

**Parameters:**

**GPIO\_x**: Select GPIO port, which can be set as:

- **GPIO\_PA** : GPIO port A
- **GPIO\_PB** : GPIO port B
- **GPIO\_PC** : GPIO port C
- **GPIO\_PD** : GPIO port D
- **GPIO\_PE** : GPIO port E
- **GPIO\_PF** : GPIO port F
- **GPIO\_PG** : GPIO port G
- **GPIO\_PH** : GPIO port H
- **GPIO\_PJ** : GPIO port J
- **GPIO\_PK** : GPIO port K
- **GPIO\_PL** : GPIO port L
- **GPIO\_PM** : GPIO port M
- **GPIO\_PN** : GPIO port N
- **GPIO\_PP** : GPIO port P
- **GPIO\_PR** : GPIO port R
- **GPIO\_PT** : GPIO port T
- **GPIO\_PU** : GPIO port U

- **GPIO\_PV** : GPIO port V
- **GPIO\_PW** : GPIO port W
- **GPIO\_PY** : GPIO port Y
- **GPIO\_PAD** : GPIO port AD
- **GPIO\_PAE** : GPIO port AE
- **GPIO\_PAF** : GPIO port AF
- **GPIO\_PAG** : GPIO port AG
- **GPIO\_PAH** : GPIO port AH
- **GPIO\_PAJ** : GPIO port AJ.

**Bit\_x**: Select GPIO pin, which can be set as:

- **GPIO\_BIT\_0**: GPIO pin 0,
- **GPIO\_BIT\_1**: GPIO pin 1,
- **GPIO\_BIT\_2**: GPIO pin 2,
- **GPIO\_BIT\_3**: GPIO pin 3,
- **GPIO\_BIT\_4**: GPIO pin 4,
- **GPIO\_BIT\_5**: GPIO pin 5,
- **GPIO\_BIT\_6**: GPIO pin 6,
- **GPIO\_BIT\_7**: GPIO pin 7.

**BitValue**: The new value of GPIO pin, which can be set as:

- **GPIO\_BIT\_VALUE\_0**: Clear GPIO pin,
- **GPIO\_BIT\_VALUE\_1**: Set GPIO pin.

**Description:**

This function will write new bit value to specified GPIO pin.

**Return:**

None

### 12.2.3.5 **GPIO\_Init**

Initialize GPIO port function.

**Prototype:**

void

```
GPIO_Init(GPIO_Port GPIO_x,  
          uint8_t Bit_x,  
          GPIO_InitTypeDef * GPIO_InitStruct)
```

**Parameters:**

**GPIO\_x**: Select GPIO port, which can be set as:

- **GPIO\_PA** : GPIO port A
- **GPIO\_PB** : GPIO port B

- **GPIO\_PC** : GPIO port C
- **GPIO\_PD** : GPIO port D
- **GPIO\_PE** : GPIO port E
- **GPIO\_PF** : GPIO port F
- **GPIO\_PG** : GPIO port G
- **GPIO\_PH** : GPIO port H
- **GPIO\_PJ** : GPIO port J
- **GPIO\_PK** : GPIO port K
- **GPIO\_PL** : GPIO port L
- **GPIO\_PM** : GPIO port M
- **GPIO\_PN** : GPIO port N
- **GPIO\_PP** : GPIO port P
- **GPIO\_PR** : GPIO port R
- **GPIO\_PT** : GPIO port T
- **GPIO\_PU** : GPIO port U
- **GPIO\_PV** : GPIO port V
- **GPIO\_PW** : GPIO port W
- **GPIO\_PY** : GPIO port Y
- **GPIO\_PAA** : GPIO port AA
- **GPIO\_PAB** : GPIO port AB
- **GPIO\_PAC** : GPIO port AC
- **GPIO\_PAD** : GPIO port AD
- **GPIO\_PAE** : GPIO port AE
- **GPIO\_PAF** : GPIO port AF
- **GPIO\_PAG** : GPIO port AG
- **GPIO\_PAH** : GPIO port AH
- **GPIO\_PAJ** : GPIO port AJ.

**Bit\_x:** Select GPIO pin, which can be set as:

- **GPIO\_BIT\_0**: GPIO pin 0,
- **GPIO\_BIT\_1**: GPIO pin 1,
- **GPIO\_BIT\_2**: GPIO pin 2,
- **GPIO\_BIT\_3**: GPIO pin 3,
- **GPIO\_BIT\_4**: GPIO pin 4,
- **GPIO\_BIT\_5**: GPIO pin 5,
- **GPIO\_BIT\_6**: GPIO pin 6,
- **GPIO\_BIT\_7**: GPIO pin 7,
- **GPIO\_BIT\_ALL**: All GPIO pins can be set.
- Combination of the effective bits.

**GPIO\_InitStruct**: The structure containing basic GPIO configuration. (Refer to Data structure Description for details)

**Description:**

This function will be configure GPIO pin IO mode, pull-up, pull-down function and set this pin as open drain port or CMOS port. **GPIO\_SetOutput()**, **GPIO\_SetInput()**, **GPIO\_SetPullUp()**, **GPIO\_SetPullDown()** and **GPIO\_SetOpenDrain()** will be called by it.

**Return:**

None

### 12.2.3.6    **GPIO\_SetOutput**

Set specified GPIO pin as output port.

**Prototype:**

```
void  
GPIO_SetOutput(GPIO_Port GPIO_x,  
                  uint8_t Bit_x)
```

**Parameters:**

**GPIO\_x**: Select GPIO port, which can be set as:

- **GPIO\_PA** : GPIO port A
- **GPIO\_PB** : GPIO port B
- **GPIO\_PC** : GPIO port C
- **GPIO\_PD** : GPIO port D
- **GPIO\_PE** : GPIO port E
- **GPIO\_PF** : GPIO port F
- **GPIO\_PG** : GPIO port G
- **GPIO\_PH** : GPIO port H
- **GPIO\_PJ** : GPIO port J
- **GPIO\_PK** : GPIO port K
- **GPIO\_PL** : GPIO port L
- **GPIO\_PM** : GPIO port M
- **GPIO\_PN** : GPIO port N
- **GPIO\_PP** : GPIO port P
- **GPIO\_PR** : GPIO port R
- **GPIO\_PT** : GPIO port T
- **GPIO\_PU** : GPIO port U
- **GPIO\_PV** : GPIO port V
- **GPIO\_PW** : GPIO port W
- **GPIO\_PY** : GPIO port Y
- **GPIO\_PAD** : GPIO port AD
- **GPIO\_PAE** : GPIO port AE
- **GPIO\_PAF** : GPIO port AF

- **GPIO\_PAG** : GPIO port AG
- **GPIO\_PAH** : GPIO port AH
- **GPIO\_PAJ** : GPIO port AJ.

**Bit\_x**: Select GPIO pin, which can be set as:

- **GPIO\_BIT\_0**: GPIO pin 0,
- **GPIO\_BIT\_1**: GPIO pin 1,
- **GPIO\_BIT\_2**: GPIO pin 2,
- **GPIO\_BIT\_3**: GPIO pin 3,
- **GPIO\_BIT\_4**: GPIO pin 4,
- **GPIO\_BIT\_5**: GPIO pin 5,
- **GPIO\_BIT\_6**: GPIO pin 6,
- **GPIO\_BIT\_7**: GPIO pin 7,
- **GPIO\_BIT\_ALL**: All GPIO pins can be set.
- Combination of the effective bits.

**Description:**

This function will set specified GPIO pin as output port.

**Return:**

None

### 12.2.3.7    **GPIO\_SetInput**

Set specified GPIO Pin as input port.

**Prototype:**

```
void  
GPIO_SetInput(GPIO_Port GPIO_x,  
              uint8_t Bit_x)
```

**Parameters:**

**GPIO\_x**: Select GPIO port, which can be set as:

- **GPIO\_PA** : GPIO port A
- **GPIO\_PB** : GPIO port B
- **GPIO\_PC** : GPIO port C
- **GPIO\_PD** : GPIO port D
- **GPIO\_PE** : GPIO port E
- **GPIO\_PF** : GPIO port F
- **GPIO\_PG** : GPIO port G
- **GPIO\_PH** : GPIO port H
- **GPIO\_PJ** : GPIO port J
- **GPIO\_PK** : GPIO port K

- **GPIO\_PL** : GPIO port L
- **GPIO\_PM** : GPIO port M
- **GPIO\_PN** : GPIO port N
- **GPIO\_PP** : GPIO port P
- **GPIO\_PR** : GPIO port R
- **GPIO\_PT** : GPIO port T
- **GPIO\_PU** : GPIO port U
- **GPIO\_PV** : GPIO port V
- **GPIO\_PW** : GPIO port W
- **GPIO\_PY** : GPIO port Y
- **GPIO\_PAA** : GPIO port AA
- **GPIO\_PAB** : GPIO port AB
- **GPIO\_PAC** : GPIO port AC
- **GPIO\_PAD** : GPIO port AD
- **GPIO\_PAE** : GPIO port AE
- **GPIO\_PAF** : GPIO port AF
- **GPIO\_PAG** : GPIO port AG
- **GPIO\_PAH** : GPIO port AH
- **GPIO\_PAJ** : GPIO port AJ.

**Bit\_x:** Select GPIO pin, which can be set as:

- **GPIO\_BIT\_0**: GPIO pin 0,
- **GPIO\_BIT\_1**: GPIO pin 1,
- **GPIO\_BIT\_2**: GPIO pin 2,
- **GPIO\_BIT\_3**: GPIO pin 3,
- **GPIO\_BIT\_4**: GPIO pin 4,
- **GPIO\_BIT\_5**: GPIO pin 5,
- **GPIO\_BIT\_6**: GPIO pin 6,
- **GPIO\_BIT\_7**: GPIO pin 7,
- **GPIO\_BIT\_ALL**: All GPIO pins can be set.
- Combination of the effective bits.

**Description:**

This function will set specified GPIO pin as input port.

**Return:**

None

#### **12.2.3.8    GPIO\_SetOutputEnableReg**

Enable or disable specified GPIO Pin output function.

**Prototype:**

```
void  
GPIO_SetOutputEnableReg(GPIO_Port GPIO_x,  
                        uint8_t Bit_x,  
                        FunctionalState NewState)
```

**Parameters:**

**GPIO\_x**: Select GPIO port, which can be set as:

- **GPIO\_PA** : GPIO port A
- **GPIO\_PB** : GPIO port B
- **GPIO\_PC** : GPIO port C
- **GPIO\_PD** : GPIO port D
- **GPIO\_PE** : GPIO port E
- **GPIO\_PF** : GPIO port F
- **GPIO\_PG** : GPIO port G
- **GPIO\_PH** : GPIO port H
- **GPIO\_PJ** : GPIO port J
- **GPIO\_PK** : GPIO port K
- **GPIO\_PL** : GPIO port L
- **GPIO\_PM** : GPIO port M
- **GPIO\_PN** : GPIO port N
- **GPIO\_PP** : GPIO port P
- **GPIO\_PR** : GPIO port R
- **GPIO\_PT** : GPIO port T
- **GPIO\_PU** : GPIO port U
- **GPIO\_PV** : GPIO port V
- **GPIO\_PW** : GPIO port W
- **GPIO\_PY** : GPIO port Y
- **GPIO\_PAD** : GPIO port AD
- **GPIO\_PAE** : GPIO port AE
- **GPIO\_PAF** : GPIO port AF
- **GPIO\_PAG** : GPIO port AG
- **GPIO\_PAH** : GPIO port AH
- **GPIO\_PAJ** : GPIO port AJ.

**Bit\_x**: Select GPIO pin, which can be set as:

- **GPIO\_BIT\_0**: GPIO pin 0,
- **GPIO\_BIT\_1**: GPIO pin 1,
- **GPIO\_BIT\_2**: GPIO pin 2,
- **GPIO\_BIT\_3**: GPIO pin 3,
- **GPIO\_BIT\_4**: GPIO pin 4,
- **GPIO\_BIT\_5**: GPIO pin 5,
- **GPIO\_BIT\_6**: GPIO pin 6,
- **GPIO\_BIT\_7**: GPIO pin 7,

- **GPIO\_BIT\_ALL**: All GPIO pins can be set.
- Combination of the effective bits.

**NewState:**

- **ENABLE** : Enable output state
- **DISABLE** : Disable output state

**Description:**

This function will enable output function for the specified GPIO pin when **NewState** is **ENABLE**, and disable specified GPIO pin output function when **NewState** is **DISABLE**.

**Return:**

None

### 12.2.3.9   **GPIO\_SetInputEnableReg**

Enable or disable specified GPIO Pin input function.

**Prototype:**

```
void  
GPIO_SetInputEnableReg(GPIO_Port GPIO_x,  
                          uint8_t Bit_x,  
                          FunctionalState NewState)
```

**Parameters:**

**GPIO\_x**: Select GPIO port, which can be set as:

- **GPIO\_PA** : GPIO port A
- **GPIO\_PB** : GPIO port B
- **GPIO\_PC** : GPIO port C
- **GPIO\_PD** : GPIO port D
- **GPIO\_PE** : GPIO port E
- **GPIO\_PF** : GPIO port F
- **GPIO\_PG** : GPIO port G
- **GPIO\_PH** : GPIO port H
- **GPIO\_PJ** : GPIO port J
- **GPIO\_PK** : GPIO port K
- **GPIO\_PL** : GPIO port L
- **GPIO\_PM** : GPIO port M
- **GPIO\_PN** : GPIO port N
- **GPIO\_PP** : GPIO port P
- **GPIO\_PR** : GPIO port R

- **GPIO\_PT** : GPIO port T
- **GPIO\_PU** : GPIO port U
- **GPIO\_PV** : GPIO port V
- **GPIO\_PW** : GPIO port W
- **GPIO\_PY** : GPIO port Y
- **GPIO\_PAA** : GPIO port AA
- **GPIO\_PAB** : GPIO port AB
- **GPIO\_PAC** : GPIO port AC
- **GPIO\_PAD** : GPIO port AD
- **GPIO\_PAE** : GPIO port AE
- **GPIO\_PAF** : GPIO port AF
- **GPIO\_PAG** : GPIO port AG
- **GPIO\_PAH** : GPIO port AH
- **GPIO\_PAJ** : GPIO port AJ.

**Bit\_x**: Select GPIO pin, which can be set as:

- **GPIO\_BIT\_0**: GPIO pin 0,
- **GPIO\_BIT\_1**: GPIO pin 1,
- **GPIO\_BIT\_2**: GPIO pin 2,
- **GPIO\_BIT\_3**: GPIO pin 3,
- **GPIO\_BIT\_4**: GPIO pin 4,
- **GPIO\_BIT\_5**: GPIO pin 5,
- **GPIO\_BIT\_6**: GPIO pin 6,
- **GPIO\_BIT\_7**: GPIO pin 7,
- **GPIO\_BIT\_ALL**: All GPIO pins can be set.
- Combination of the effective bits.

**NewState**:

- **ENABLE** : Enable input state
- **DISABLE** : Disable input state

**Description**:

This function will enable input function for the specified GPIO pin when **NewState** is **ENABLE**, and disable specified GPIO pin input function when **NewState** is **DISABLE**.

**Return**:

None

### 12.2.3.10 **GPIO\_SetPullUp**

Enable or disable specified GPIO Pin pull-up function.

**Prototype**:

```
void  
GPIO_SetPullUp(GPIO_Port GPIO_x,  
                uint8_t Bit_x,  
                FunctionalState NewState)
```

**Parameters:**

**GPIO\_x**: Select GPIO port, which can be set as:

- **GPIO\_PA** : GPIO port A
- **GPIO\_PB** : GPIO port B
- **GPIO\_PC** : GPIO port C
- **GPIO\_PD** : GPIO port D
- **GPIO\_PE** : GPIO port E
- **GPIO\_PF** : GPIO port F
- **GPIO\_PG** : GPIO port G
- **GPIO\_PH** : GPIO port H
- **GPIO\_PJ** : GPIO port J
- **GPIO\_PK** : GPIO port K
- **GPIO\_PL** : GPIO port L
- **GPIO\_PM** : GPIO port M
- **GPIO\_PN** : GPIO port N
- **GPIO\_PP** : GPIO port P
- **GPIO\_PR** : GPIO port R
- **GPIO\_PT** : GPIO port T
- **GPIO\_PU** : GPIO port U
- **GPIO\_PV** : GPIO port V
- **GPIO\_PW** : GPIO port W
- **GPIO\_PY** : GPIO port Y
- **GPIO\_PAA** : GPIO port AA
- **GPIO\_PAB** : GPIO port AB
- **GPIO\_PAC** : GPIO port AC
- **GPIO\_PAD** : GPIO port AD
- **GPIO\_PAE** : GPIO port AE
- **GPIO\_PAF** : GPIO port AF
- **GPIO\_PAG** : GPIO port AG
- **GPIO\_PAH** : GPIO port AH
- **GPIO\_PAJ** : GPIO port AJ.

**Bit\_x**: Select GPIO pin, which can be set as:

- **GPIO\_BIT\_0**: GPIO pin 0,
- **GPIO\_BIT\_1**: GPIO pin 1,
- **GPIO\_BIT\_2**: GPIO pin 2,
- **GPIO\_BIT\_3**: GPIO pin 3,
- **GPIO\_BIT\_4**: GPIO pin 4,

- **GPIO\_BIT\_5:** GPIO pin 5,
- **GPIO\_BIT\_6:** GPIO pin 6,
- **GPIO\_BIT\_7:** GPIO pin 7,
- **GPIO\_BIT\_ALL:** All GPIO pins can be set.
- Combination of the effective bits.

**NewState:**

- **ENABLE :** Enable pullup state
- **DISABLE :** Disable pullup state

**Description:**

This function will enable pull-up function for the specified GPIO pin when **NewState** is **ENABLE**, and disable specified GPIO pin has pull-up function when **NewState** is **DISABLE**.

**Return:**

None

### 12.2.3.11 **GPIO\_SetPullDown**

Enable or disable specified GPIO Pin pull-down function.

**Prototype:**

```
void  
GPIO_SetPullDown(GPIO_Port GPIO_x,  
                  uint8_t Bit_x,  
                  FunctionalState NewState)
```

**Parameters:**

**GPIO\_x:** Select GPIO port, which can be set as:

- **GPIO\_PG:** GPIO port G.

**Bit\_x:** Select GPIO pin, which can be set as:

- **GPIO\_BIT\_2:** GPIO pin 2,
- **GPIO\_BIT\_ALL:** All GPIO pins can be set.
- Combination of the effective bits.

**NewState:**

- **ENABLE :** Enable pulldown state
- **DISABLE :** Disable pulldown state

**Description:**

This function will enable pull-down function for the specified GPIO pin when **NewState** is **ENABLE**, and disable specified GPIO pin has pull-down function when **NewState** is **DISABLE**.

**Return:**

None

### 12.2.3.12 **GPIO\_SetOpenDrain**

Set specified GPIO Pin as open drain port or CMOS port. with Open Drain Register 1

**Prototype:**

```
void  
GPIO_SetOpenDrain(GPIO_Port GPIO_x,  
                  uint8_t Bit_x,  
                  FunctionalState NewState)
```

**Parameters:**

**GPIO\_x**: Select GPIO port, which can be set as:

- **GPIO\_PE** : GPIO port E
- **GPIO\_PH** : GPIO port H
- **GPIO\_PK** : GPIO port K
- **GPIO\_PM** : GPIO port M
- **GPIO\_PR** : GPIO port R
- **GPIO\_PW** : GPIO port W
- **GPIO\_PAJ** : GPIO port AJ.

**Bit\_x**: Select GPIO pin, which can be set as:

- **GPIO\_BIT\_0**: GPIO pin 0,
- **GPIO\_BIT\_1**: GPIO pin 1,
- **GPIO\_BIT\_2**: GPIO pin 2,
- **GPIO\_BIT\_3**: GPIO pin 3,
- **GPIO\_BIT\_4**: GPIO pin 4,
- **GPIO\_BIT\_5**: GPIO pin 5,
- **GPIO\_BIT\_6**: GPIO pin 6,
- **GPIO\_BIT\_ALL**: All GPIO pins can be set.
- Combination of the effective bits.

**NewState:**

- **ENABLE** : enable open drain state
- **DISABLE** : disable open drain state

**Description:**

This function will set specified GPIO pin as open-drain port when **NewState** is **ENABLE**, and set specified GPIO pin as CMOS port when **NewState** is **DISABLE**.

**Return:**

None

**12.2.3.13 GPIO\_SetOpenDrain2**

Set specified GPIO Pin as open drain port or CMOS port. with Open Drain Register 2

**Prototype:**

void

```
GPIO_SetOpenDrain(GPIO_Port GPIO_x,  
                  uint8_t Bit_x,  
                  FunctionalState NewState)
```

**Parameters:**

**GPIO\_x**: Select GPIO port, which can be set as:

- **GPIO\_PH** : GPIO port H

**Bit\_x**: Select GPIO pin, which can be set as:

- **GPIO\_BIT\_0**: GPIO pin 0,
- **GPIO\_BIT\_1**: GPIO pin 1,
- **GPIO\_BIT\_2**: GPIO pin 2,
- **GPIO\_BIT\_3**: GPIO pin 3,
- **GPIO\_BIT\_4**: GPIO pin 4,
- **GPIO\_BIT\_5**: GPIO pin 5,
- **GPIO\_BIT\_6**: GPIO pin 6,
- **GPIO\_BIT\_ALL**: All GPIO pins can be set.
- Combination of the effective bits.

**NewState:**

- **ENABLE** : enable open drain state
- **DISABLE** : disable open drain state

**Description:**

This function will set specified GPIO pin as open-drain port when **NewState** is **ENABLE**, and set specified GPIO pin as CMOS port when **NewState** is **DISABLE**.

**Return:**

None

#### 12.2.3.14 **GPIO\_EnableFuncReg**

Enable specified GPIO function.

**Prototype:**

```
void  
GPIO_EnableFuncReg(GPIO_Port GPIO_x,  
                    uint8_t FuncReg_x,  
                    uint8_t Bit_x)
```

**Parameters:**

**GPIO\_x**: Select GPIO port, which can be set as:

- **GPIO\_PA** : GPIO port A
- **GPIO\_PB** : GPIO port B
- **GPIO\_PC** : GPIO port C
- **GPIO\_PD** : GPIO port D
- **GPIO\_PE** : GPIO port E
- **GPIO\_PF** : GPIO port F
- **GPIO\_PG** : GPIO port G
- **GPIO\_PH** : GPIO port H
- **GPIO\_PJ** : GPIO port J
- **GPIO\_PK** : GPIO port K
- **GPIO\_PL** : GPIO port L
- **GPIO\_PM** : GPIO port M
- **GPIO\_PN** : GPIO port N
- **GPIO\_PP** : GPIO port P
- **GPIO\_PR** : GPIO port R
- **GPIO\_PT** : GPIO port T
- **GPIO\_PU** : GPIO port U
- **GPIO\_PV** : GPIO port V
- **GPIO\_PW** : GPIO port W
- **GPIO\_PY** : GPIO port Y
- **GPIO\_PAD** : GPIO port AD
- **GPIO\_PAE** : GPIO port AE
- **GPIO\_PAF** : GPIO port AF
- **GPIO\_PAG** : GPIO port AG
- **GPIO\_PAJ** : GPIO port AJ.

***FuncReg\_x***: The number of GPIO function register, which can be set as:

- **GPIO\_FUNC\_REG\_1** for GPIO function register 1,
- **GPIO\_FUNC\_REG\_2** for GPIO function register 2,
- **GPIO\_FUNC\_REG\_3** for GPIO function register 3.

***Bit\_x***: Select GPIO pin, which can be set as:

- **GPIO\_BIT\_0**: GPIO pin 0,
- **GPIO\_BIT\_1**: GPIO pin 1,
- **GPIO\_BIT\_2**: GPIO pin 2,
- **GPIO\_BIT\_3**: GPIO pin 3,
- **GPIO\_BIT\_4**: GPIO pin 4,
- **GPIO\_BIT\_5**: GPIO pin 5,
- **GPIO\_BIT\_6**: GPIO pin 6,
- **GPIO\_BIT\_7**: GPIO pin 7.
- Combination of the effective bits.

**Description:**

This function will enable GPIO pin specified function.

**Return:**

None

### 12.2.3.15 **GPIO\_DisableFuncReg**

Disable specified GPIO function.

**Prototype:**

void

```
GPIO_DisableFuncReg(GPIO_Port GPIO_x,  
                      uint8_t FuncReg_x,  
                      uint8_t Bit_x)
```

**Parameters:**

***GPIO\_x***: Select GPIO port, which can be set as:

- **GPIO\_PA** : GPIO port A
- **GPIO\_PB** : GPIO port B
- **GPIO\_PC** : GPIO port C
- **GPIO\_PD** : GPIO port D
- **GPIO\_PE** : GPIO port E
- **GPIO\_PF** : GPIO port F
- **GPIO\_PG** : GPIO port G
- **GPIO\_PH** : GPIO port H

- **GPIO\_PJ** : GPIO port J
- **GPIO\_PK** : GPIO port K
- **GPIO\_PL** : GPIO port L
- **GPIO\_PM** : GPIO port M
- **GPIO\_PN** : GPIO port N
- **GPIO\_PP** : GPIO port P
- **GPIO\_PR** : GPIO port R
- **GPIO\_PT** : GPIO port T
- **GPIO\_PU** : GPIO port U
- **GPIO\_PV** : GPIO port V
- **GPIO\_PW** : GPIO port W
- **GPIO\_PY** : GPIO port Y
- **GPIO\_PAD** : GPIO port AD
- **GPIO\_PAE** : GPIO port AE
- **GPIO\_PAF** : GPIO port AF
- **GPIO\_PAG** : GPIO port AG
- **GPIO\_PAJ** : GPIO port AJ.

**FuncReg\_x**: The number of GPIO function register, which can be set as:

- **GPIO\_FUNC\_REG\_1** for GPIO function register 1,
- **GPIO\_FUNC\_REG\_2** for GPIO function register 2,
- **GPIO\_FUNC\_REG\_3** for GPIO function register 3.

**Bit\_x**: Select GPIO pin, which can be set as:

- **GPIO\_BIT\_0**: GPIO pin 0,
- **GPIO\_BIT\_1**: GPIO pin 1,
- **GPIO\_BIT\_2**: GPIO pin 2,
- **GPIO\_BIT\_3**: GPIO pin 3,
- **GPIO\_BIT\_4**: GPIO pin 4,
- **GPIO\_BIT\_5**: GPIO pin 5,
- **GPIO\_BIT\_6**: GPIO pin 6,
- **GPIO\_BIT\_7**: GPIO pin 7.
- Combination of the effective bits.

**Description:**

This function will disable GPIO pin specified function.

**Return:**

None

#### 12.2.3.16 **GPIO\_WriteDataByte**

Set a value to a specified bit of GPIO DATA register.

**Prototype:**

void

GPIO\_WriteDataByte(GPIO\_Port **GPIO\_x**, uint8\_t **Bit\_x**, uint8\_t **Value**)

**Parameters:**

**GPIO\_x**: Select GPIO port, which can be set as:

- **GPIO\_PA** : GPIO port A
- **GPIO\_PB** : GPIO port B
- **GPIO\_PC** : GPIO port C
- **GPIO\_PD** : GPIO port D
- **GPIO\_PE** : GPIO port E
- **GPIO\_PF** : GPIO port F
- **GPIO\_PG** : GPIO port G
- **GPIO\_PH** : GPIO port H
- **GPIO\_PJ** : GPIO port J
- **GPIO\_PK** : GPIO port K
- **GPIO\_PL** : GPIO port L
- **GPIO\_PM** : GPIO port M
- **GPIO\_PN** : GPIO port N
- **GPIO\_PP** : GPIO port P
- **GPIO\_PR** : GPIO port R
- **GPIO\_PT** : GPIO port T
- **GPIO\_PU** : GPIO port U
- **GPIO\_PV** : GPIO port V
- **GPIO\_PW** : GPIO port W
- **GPIO\_PY** : GPIO port Y
- **GPIO\_PAD** : GPIO port AD
- **GPIO\_PAE** : GPIO port AE
- **GPIO\_PAF** : GPIO port AF
- **GPIO\_PAG** : GPIO port AG
- **GPIO\_PAJ** : GPIO port AJ.

**Bit\_x**: Select GPIO pin, which can be set as:

- **GPIO\_BIT\_0**: GPIO pin 0,
- **GPIO\_BIT\_1**: GPIO pin 1,
- **GPIO\_BIT\_2**: GPIO pin 2,
- **GPIO\_BIT\_3**: GPIO pin 3,
- **GPIO\_BIT\_4**: GPIO pin 4,
- **GPIO\_BIT\_5**: GPIO pin 5,
- **GPIO\_BIT\_6**: GPIO pin 6,
- **GPIO\_BIT\_7**: GPIO pin 7.
- **GPIO\_BIT\_ALL**: All GPIO pins can be set.

- Combination of the effective bits.

**Value:** byte data. enable bit which is specified in bits.

**Description:**

Set a value to a specified bit of GPIO DATA register.

**Return:**

None

### 12.2.3.17 **GPIO\_ToggleDataByte**

Set a value to a specified bit of GPIO DATA register.

**Prototype:**

void

GPIO\_ToggleDataByte(GPIO\_Port **GPIO\_x**, uint8\_t **Bit\_x**)

**Parameters:**

**GPIO\_x**: Select GPIO port, which can be set as:

- **GPIO\_PA** : GPIO port A
- **GPIO\_PB** : GPIO port B
- **GPIO\_PC** : GPIO port C
- **GPIO\_PD** : GPIO port D
- **GPIO\_PE** : GPIO port E
- **GPIO\_PF** : GPIO port F
- **GPIO\_PG** : GPIO port G
- **GPIO\_PH** : GPIO port H
- **GPIO\_PJ** : GPIO port J
- **GPIO\_PK** : GPIO port K
- **GPIO\_PL** : GPIO port L
- **GPIO\_PM** : GPIO port M
- **GPIO\_PN** : GPIO port N
- **GPIO\_PP** : GPIO port P
- **GPIO\_PR** : GPIO port R
- **GPIO\_PT** : GPIO port T
- **GPIO\_PU** : GPIO port U
- **GPIO\_PV** : GPIO port V
- **GPIO\_PW** : GPIO port W
- **GPIO\_PY** : GPIO port Y
- **GPIO\_PAD** : GPIO port AD
- **GPIO\_PAE** : GPIO port AE
- **GPIO\_PAF** : GPIO port AF

- **GPIO\_PAG** : GPIO port AG
- **GPIO\_PAJ** : GPIO port AJ.

**Bit\_x**: Select GPIO pin, which can be set as:

- **GPIO\_BIT\_0**: GPIO pin 0,
- **GPIO\_BIT\_1**: GPIO pin 1,
- **GPIO\_BIT\_2**: GPIO pin 2,
- **GPIO\_BIT\_3**: GPIO pin 3,
- **GPIO\_BIT\_4**: GPIO pin 4,
- **GPIO\_BIT\_5**: GPIO pin 5,
- **GPIO\_BIT\_6**: GPIO pin 6,
- **GPIO\_BIT\_7**: GPIO pin 7.
- **GPIO\_BIT\_ALL**: All GPIO pins can be set.
- Combination of the effective bits.

**Description:**

Toggle a value to a specified bit of GPIO DATA register.

**Return:**

None

## 12.2.4 Data Structure Description

### 12.2.4.1 **GPIO\_InitTypeDef**

**Data Fields:**

uint8\_t

**IOMode** Set specified GPIO Pin as input port or output port, which can be set as:

- **GPIO\_INPUT**: Set GPIO pin as input port
- **GPIO\_OUTPUT**: Set GPIO pin as output port
- **GPIO\_IO\_MODE\_NONE**: Don't change GPIO pin I/O mode.

uint8\_t

**PullUp** Enable or disable specified GPIO Pin pull-up function, which can be set as:

- **GPIO\_PULLUP\_ENABLE** : Enable specified GPIO pin pull-up function.
- **GPIO\_PULLUP\_DISABLE**: Disable specified GPIO pin pull-up function.
- **GPIO\_PULLUP\_NONE**: Don't have pull-up function or needn't change.

uint8\_t

**OpenDrain** Set specified GPIO Pin as open drain port or CMOS port, which can be set as:

- **GPIO\_OPEN\_DRAIN\_ENABLE**: Set specified GPIO pin as open drain port.
- **GPIO\_OPEN\_DRAIN\_DISABLE**: Set specified GPIO pin as CMOS port.

- **GPIO\_OPEN\_DRAIN\_NONE:** Don't have open-drain function or needn't change.  
uint8\_t

**OpenDrain2** Set specified GPIO Pin as open drain port or CMOS port, which can be set as:

- **GPIO\_OPEN\_DRAIN\_ENABLE:** Set specified GPIO pin as open drain port.
- **GPIO\_OPEN\_DRAIN\_DISABLE:** Set specified GPIO pin as CMOS port.
- **GPIO\_OPEN\_DRAIN\_NONE:** Don't have open-drain function or needn't change.

uint8\_t

**PullDown** Enable or disable specified GPIO Pin pull-down function, which can be set as:

- **GPIO\_PULLDOWN\_ENABLE:** Enable specified GPIO pin pull-down function.
- **GPIO\_PULLDOWN\_DISABLE:** Disable specified GPIO pin pull-down function.
- **GPIO\_PULLDOWN\_NONE:** Don't have pull-down function or needn't change.

## 13. KSCAN

### 13.1 Overview

TOSHIBA TMPM440 has one key scan channel. The key matrix scan contains the following features:

- 1) KSCAN inputs/outputs are 8 channels in each.  
A 64- (8x8) key matrix at the maximum is controlled by software.
- 2) Chattering cancel can be controlled.
- 3) Scan results can be read.
- 4) It operates on low frequency oscillation (fs).

### 13.2 API Functions

#### 13.2.1 Function List

- ◆ void KSCAN\_Enable(void)
- ◆ void KSCAN\_Disable(void)
- ◆ void KSCAN\_SetSCLK(uint8\_t ksclk)
- ◆ void KSCAN\_SetInputCtrlMask(uint8\_t InputCH, FunctionalState NewState)
- ◆ void KSCAN\_SetOutputCtrl(uint8\_t OutputCH, FunctionalState NewState)
- ◆ void KSCAN\_SetStrobeOutput(uint8\_t cycle)
- ◆ void KSCAN\_Start(void)
- ◆ void KSCAN\_Stop(void)
- ◆ uint8\_t KSCAN\_ReadStart(void)
- ◆ void KSCAN\_KSBRInitial(void)
- ◆ void KSCAN\_SWReset(void)
- ◆ void KSCAN\_SetConsecutiveMatches(uint8\_t match)
- ◆ void KSCAN\_SetChatCancelTime(uint8\_t timeN)
- ◆ void KSCAN\_SetStrobeWidth(uint8\_t StrobeWidth)
- ◆ uint8\_t KSCAN\_ReadBufChecked(uint8\_t output)
- ◆ void KSCAN\_MaskReadBuf(uint32\_t MaskCH, uint32\_t MaskBit, FunctionalState NewState)
- ◆ void KSCAN\_SetINTReq(FunctionalState NewState)

#### 13.2.2 Detailed Description

Functions listed above can be divided into four parts:

- 1) Enable or disable KSCAN function

- KSCAN\_Enable (), KSCAN\_Disable (),KSCAN\_Start(),KSCAN\_Stop(),  
KSCAN\_ReadStart()
- 2) Configure the KSCAN function
  - KSCAN\_SetSCLK(), KSCAN\_SetInputCtrl(), KSCAN\_SetOutputCtrl(),  
KSCAN\_SetConsecutiveMatches(),KSCAN\_SetChatCancelTime(),  
KSCAN\_SetStrobeWidth(),KSCAN\_ReadBufChecked(),  
KSCAN\_MaskReadBuf().KSCAN\_SetStrobeOutput().
- 3) KSCAN reset
  - KSCAN\_KSBRInitial(), KSCAN\_SWReset().
- 4) For KSCAN interrupt
  - KSCAN\_SetINTReq ()

### 13.2.3 Function Documentation

#### 13.2.3.1 KSCAN\_Enable

Enable KSCAN function.

**Prototype:**

void KSCAN\_Enable(void)

**Parameters:**

None

**Description:**

Enable KSCAN function.

**Return:**

None

#### 13.2.3.2 KSCAN\_Disable

DisableKSCAN function.

**Prototype:**

void KSCAN\_Disable (void)

**Parameters:**

None

**Description:**

Disable KSCAN function.

**Return:**

None

### 13.2.3.3 KSCAN\_SetSCLK

Selects KSCAN operation clock (ksclk).

**Prototype:**

Void:

KSCAN\_SetSCLK(uint8\_t ***ksclk***)

**Parameters:**

***Ksclk***: KSCAN operation clock.

- **KSCAN\_KSCL\_FS** : Set KSCAN operation clock as FS
- **KSCAN\_KSCL\_TBOUT**: Set KSCAN operation clock as TBOUT

**Description:**

Select KSCAN operation clock.

**Return:**

None

### 13.2.3.4 KSCAN\_SetInputCtrl

Set KSCAN input control.

**Prototype:**

Void

KSCAN\_SetInputCtrl (uint8\_t ***InputCH***, FunctionalState ***NewState***)

**Parameters:**

***InputCH***: Select which input channel to set.

- **KSCAN\_CH\_0**: KSCAN Channel 0
- **KSCAN\_CH\_1**: KSCAN Channel 1
- **KSCAN\_CH\_2**: KSCAN Channel 2
- **KSCAN\_CH\_3**: KSCAN Channel 3
- **KSCAN\_CH\_4**: KSCAN Channel 4
- **KSCAN\_CH\_5**: KSCAN Channel 5
- **KSCAN\_CH\_6**: KSCAN Channel 6
- **KSCAN\_CH\_7**: KSCAN Channel 7
- **KSCAN\_CH\_ALL**: All KSCAN Channels
- Combination of the effective Channels.

**NewState** : New state of mask keyscan input

- **ENABLE** : Enable mask keyscan input
- **DISABLE**: Disable mask keyscan input

**Description:**

Set KSCAN input control.

**Return:**

None

### 13.2.3.5 **KSCAN\_SetOutputCtrl**

Set KSCAN output control.

**Prototype:**

Void

KSCAN\_SetOutputCtrl (uint8\_t **OutputCH**, FunctionalState **NewState**)

**Parameters:**

**OutputCH**: Select which output channel to set.

- **KSCAN\_CH\_0**: KSCAN Channel 0
- **KSCAN\_CH\_1**: KSCAN Channel 1
- **KSCAN\_CH\_2**: KSCAN Channel 2
- **KSCAN\_CH\_3**: KSCAN Channel 3
- **KSCAN\_CH\_4**: KSCAN Channel 4
- **KSCAN\_CH\_5**: KSCAN Channel 5
- **KSCAN\_CH\_6**: KSCAN Channel 6
- **KSCAN\_CH\_7**: KSCAN Channel 7
- **KSCAN\_CH\_ALL**: All KSCAN Channels
- Combination of the effective Channels.

**NewState**: Set the output type.

- **ENABLE** : keyscan output High
- **DISABLE**: keyscan output low

**Description:**

Set KSCAN output control.

**Return:**

None

### **13.2.3.6 KSCAN\_SetStrobeOutput**

Set the strobe output frame time of KSCAN outputs.

**Prototype:**

Void

KSCAN\_SetStrobeOutput(uint8\_t **cycle**)

**Parameters:**

**cycle**: set strobe width cycle.

This data can be set from 1 to 255.

**Description:**

Set the strobe output frame time of KSCAN outputs.

**Return:**

None

### **13.2.3.7 KSCAN\_Start**

Start key strobe outputs and counters.

**Prototype:**

void

KSCAN\_Start(void)

**Parameters:**

None

**Description:**

start key strobe outputs and counters

**Return:**

None

### **13.2.3.8 KSCAN\_Stop**

Stop key strobe outputs and counters

**Prototype:**

void

KSCAN\_Stop(void)

**Parameters:**

None

**Description:**

Stop key strobe outputs and counters

**Return:**

None

### **13.2.3.9 KSCAN\_ReadStart**

Read the kscan start condition.

**Prototype:**

```
void  
KSCAN_Start(void)
```

**Parameters:**

None

**Description:**

Read the kscan start condition.

**Return:**

start condition

### **13.2.3.10 KSCAN\_KSBRInitial**

Initializes KSBR to 0

**Prototype:**

```
void  
KSCAN_KSBRInitial(void)
```

**Parameters:**

None

**Description:**

Initializes KSBR to 0

**Return:**

None

### 13.2.3.11 KSCAN\_SWReset

KSCAN software reset.

**Prototype:**

```
void  
KSCAN_SWReset(void)
```

**Parameters:**

None

**Description:**

KSCAN software reset.

**Return:**

None

### 13.2.3.12 KSCAN\_SetConsecutiveMatches

Set consecutive matches number for key on/off determination.

**Prototype:**

```
Void  
KSCAN_SetConsecutiveMatches(uint8_t match)
```

**Parameters:**

**Match:** The consecutive match number.

- **KSCAN\_MATCH\_2C:** 2 consecutive matches
- **KSCAN\_MATCH\_4C:** 4 consecutive matches

**Description:**

Set consecutive matches number for key on/off determination.

**Return:**

None

### 13.2.3.13 KSCAN\_SetChatCancelTime

Set a chattering cancel time:16/ksclk \* **timeN**

**Prototype:**

Void  
KSCAN\_SetChatCancelTime(uint8\_t **timeN**)

**Parameters:**

**timeN**: a chattering cancel time index.  
This parameter can be 0 to 255.

**Description:**

Set a chattering cancel time:16/ksclk \* **timeN**.

**Return:**

None

### 13.2.3.14 KSCAN\_SetStrobeWidth

Set a strobe width.

**Prototype:**

Void  
KSCAN\_SetStrobeWidth(uint8\_t **StrobeWidth**)

**Parameters:**

**StrobeWidth**: strobe width data.  
This parameter can be 0 to 5.

**Description:**

Set a strobe width.

**Return:**

None

### 13.2.3.15 KSCAN\_ReadBufChecked

A read result of KSCAN output can be checked.

**Prototype:**

Void  
KSCAN\_ReadBufChecked(uint8\_t **output**)

**Parameters:**

**output**: Read this output.  
This parameter can be 0 to 7.

**Description:**

A read result of KSCAN output can be checked.

**Return:**

None

### 13.2.3.16 KSCAN\_MaskReadBuf

Masks read buffer of corresponding KSCAN output.

**Prototype:**

Void

KSCAN\_MaskReadBuf(uint32\_t *MaskCH*, uint32\_t *MaskBit*, FunctionalState *NewState*)

**Parameters:**

***MaskCH***: Set this output to mask read buffer.

This parameter can be 0 to 7.

***MaskBit***: Set the bit of output to masked or not masked.

This parameter can be 1 to 255.

***NewState***: New state of KSCAN read buffer.

This parameter can be ENABLE (Masked) or DISABLE(Not masked).

**Description:**

Masks read buffer of corresponding KSCAN output.

**Return:**

None

### 13.2.3.17 KSCAN\_SetINTReq

Specifies a KSCAN interrupt request.

**Prototype:**

Void

KSCAN\_SetINTReq (FunctionalState *NewState*)

**Parameters:**

***NewState*** : New state of KSCAN Interrupt request.

- **ENABLE** : Interrupt are not masked
- **DISABLE**: Interrupt are masked

**Description:**

Set KSCAN input control.

**Return:**

None

### **13.2.4 Data Structure Description**


None

## 14. KWUP

### 14.1 Overview

TOSHIBA TMPM440 has two units of KWUP: 32 key inputs and 8 key inputs, which can be used for releasing the STOP mode or for external interrupts.

The following figure is KEY ON WAKE UP Block Diagram.



KEY ON WAKE UP Block Diagram

## 14.2 API Functions

### 14.2.1 Function List

- ◆ void KWUP\_SetConfig(TSB\_KWUP\_TypeDef \* **TSB\_KWUPx**, KWUP\_SettingTypeDef \* **Settings**);
- ◆ KWUP\_PortStatus KWUP\_GetPortStatus(TSB\_KWUP\_TypeDef \* **TSB\_KWUPx**);
- ◆ void KWUP\_SetPullUpConfig(TSB\_KWUP\_TypeDef \* **TSB\_KWUPx**, KWUP\_PullUpCycles **T1**, KWUP\_PullUpCycles **T2**);
- ◆ KWUP\_INTStatus KWUP\_GetINTStatus(TSB\_KWUP\_TypeDef \* **TSB\_KWUPx**);

### 14.2.2 Detailed Description

Functions listed above can be divided into two parts:

- 1) Configure KWUP settings Dynamic pull-up cycle and Dynamic pull-up period.  
KWUP\_SetConfig (), KWUP\_SetPullUpConfig ().
- 2) Get PortStatus and int status.  
KWUP\_GetPortStatus (). KWUP\_GetINTStatus().

### 14.2.3 Function Documentation

#### 14.2.3.1 KWUP\_SetConfig

Configure the key wake-up settings.

**Prototype:**

void

KWUP\_SetConfig(TSB\_KWUP\_TypeDef \* **TSB\_KWUPx**, KWUP\_SettingTypeDef \* **Settings**);

**Parameters:**

**TSB\_KWUPx**: Select the key wake-up unit.

The value could be the following values:

- **TSB\_KWUPA** select unit A.
- **TSB\_KWUPB** select unit B.

**Settings**: the pointer to a structure containing the key wake-up settings.

**Description:**

configure the key wake-up settings.

**Return:** None

#### 14.2.3.2 KWUP\_GetPortStatus

get port status sampled in dynamic pull-up period

**Prototype:**

KWUP\_PortStatus

KWUP\_GetPortStatus(TSB\_KWUP\_TypeDef \* **TSB\_KWUPx**);

**Parameters:**

**TSB\_KWUPx**: Select the key wake-up unit.

The value could be the following values:

- **TSB\_KWUPA** select unit A.
- **TSB\_KWUPB** select unit B.

**Description:**

This function will get port status sampled in dynamic pull-up period

**Return:**

None

#### 14.2.3.3 KWUP\_SetPullUpConfig

Set Dynamic pull-up cycle and Dynamic pull-up period.

**Prototype:**

void

KWUP\_SetPullUpConfig(TSB\_KWUP\_TypeDef \* **TSB\_KWUPx**,  
KWUP\_PullUpCycles **T1**, KWUP\_PullUpCycles **T2**)

**Parameters:**

**TSB\_KWUPx:** Select the key wake-up unit.

The value could be the following values:

- **TSB\_KWUPA** select unit A.
- **TSB\_KWUPB** select unit B.

**T1:** activating period when using dynamic pull-up.

- **KWUP\_CYCLES\_2\_FS** pull-up period 2/fs,
- **KWUP\_CYCLES\_4\_FS** pull-up period 4/fs,
- **KWUP\_CYCLES\_8\_FS** pull-up period 8/fs,
- **KWUP\_CYCLES\_16\_FS** pull-up period 16/fs,

**T2:** repeated dynamic pull-up operation cycles.

- **KWUP\_CYCLES\_256\_FS** pull-up cycle 256/fs,
- **KWUP\_CYCLES\_512\_FS** pull-up cycle 512/fs,
- **KWUP\_CYCLES\_1024\_FS** pull-up cycle 1024/fs,
- **KWUP\_CYCLES\_2048\_FS** pull-up cycle 2048/fs,

**Description:**

This function will Set the Dynamic pull-up cycle and Dynamic pull-up period of the port.

**Return:**

None

#### 14.2.3.4 KWUP\_GetINTStatus

get key interrupt status

**Prototype:**

KWUP\_INTStatus

KWUP\_GetINTStatus(TSB\_KWUP\_TypeDef \* **TSB\_KWUPx**);

**Parameters:**

**TSB\_KWUPx:** Select the key wake-up unit.

The value could be the following values:

- **TSB\_KWUPA** select unit A.
- **TSB\_KWUPB** select unit B.

**Description:**

This function will get key interrupt status.

**Return:**

None

#### 14.2.4 Data Structure Description

##### 14.2.4.1 KWUP\_SettingTypeDef

**Data Fields:**

KWUP\_Input

**KeyN** key input select:

- **KWUP\_INPUT\_0** :select key input number 0,
- **KWUP\_INPUT\_1** :select key input number 1,
- **KWUP\_INPUT\_2** :select key input number 2
- **KWUP\_INPUT\_3** :select key input number 3,
- **KWUP\_INPUT\_4** :select key input number 4,
- **KWUP\_INPUT\_5** :select key input number 5,
- **KWUP\_INPUT\_6** :select key input number 6,
- **KWUP\_INPUT\_7** :select key input number 7,
- **KWUP\_INPUT\_8** :select key input number 8,
- **KWUP\_INPUT\_9** :select key input number 9,
- **KWUP\_INPUT\_10** :select key input number 10,
- **KWUP\_INPUT\_11** :select key input number 11,
- **KWUP\_INPUT\_12** :select key input number 12,
- **KWUP\_INPUT\_13** :select key input number 13,
- **KWUP\_INPUT\_14** :select key input number 14,
- **KWUP\_INPUT\_15** :select key input number 15,
- **KWUP\_INPUT\_16** :select key input number 16,
- **KWUP\_INPUT\_17** :select key input number 17,
- **KWUP\_INPUT\_18** :select key input number 18,
- **KWUP\_INPUT\_19** :select key input number 19,
- **KWUP\_INPUT\_20** :select key input number 20,
- **KWUP\_INPUT\_21** :select key input number 21,
- **KWUP\_INPUT\_22** :select key input number 22,
- **KWUP\_INPUT\_23** :select key input number 23,
- **KWUP\_INPUT\_24** :select key input number 24,
- **KWUP\_INPUT\_25** :select key input number 25,
- **KWUP\_INPUT\_26** :select key input number 26,
- **KWUP\_INPUT\_27** :select key input number 27,
- **KWUP\_INPUT\_28** :select key input number 28,
- **KWUP\_INPUT\_29** :select key input number 29,
- **KWUP\_INPUT\_30** :select key input number 30,
- **KWUP\_INPUT\_31** :select key input number 31,

**KWUP\_PullUpCtrl**

**PullUpCtrl** selected static pull-up or dynamic pull-up.

- **KWUP\_PUP\_CTRL\_BY\_STATIC** : selected static pull-up,
- **KWUP\_PUP\_CTRL\_BY\_DYNAMIC** : selected dynamic pull-up,

**KWUP\_ActiveState**

**ActiveState** active status setting:

- **KWUP\_ACTIVE\_BY\_L\_LEVEL** : Sets "Low" level active condition,
- **KWUP\_ACTIVE\_BY\_H\_LEVEL** : Sets "High" level active condition,

- **KWUP\_ACTIVE\_BY\_RISING\_EDGE** : Sets "Rising" level active condition,
- **KWUP\_ACTIVE\_BY\_FALLING\_EDGE**: Sets "Falling" level active condition,
- **KWUP\_ACTIVE\_BY\_BOTH\_EDGES**: Sets "Both edges" level active condition,

## FunctionalState

***INTNewState*** disable /enable KWUP interrupt input.

- **DISABLE**: disable KWUP interrupt input
- **ENABLE**: enable KWUP interrupt input

## 15. PHC

### 15.1 Overview

TOSHIBA TMPM440 is two-phase pulse input counters. The counter is increment or decremented by one depending on the state transition of the two phase pulse that is input through PHCxIN0 and PHCxIN1 and has phase difference. The noise filter can be enabled or disabled.

Two-phase pulse input counter has three operation mode, they are controlled by register.

1. Normal operation mode (Counts up/down at the 4th count)
2. 4-fold multiplication mode (Counts up/down at all counts)
3. Twofold multiplication mode (Counts up by the input of PHCxIN0 or PHCxIN1)

The PHC API provides a set of functions for using the TMPM440 PHC modules. It includes PHC channel set, mode set, noise filter set, interrupt set, PHC status read, PHC result value read and so on.

All driver APIs are contained in /Libraries/TX04\_Periph\_Driver/src/tmpm440\_phc.c, with /Libraries/TX04\_Periph\_Driver/inc/tmpm440\_phc.h containing the macros, data types, structures and API definitions for use by applications.

### 15.2 API Functions

#### 15.2.1 Function List

- ◆ void PHC\_Enable(TSB\_PHC\_TypeDef \* **PHCx**);
- ◆ void PHC\_Disable(TSB\_PHC\_TypeDef \* **PHCx**);
- ◆ void PHC\_SetRunState(TSB\_PHC\_TypeDef \* **PHCx**, uint32\_t **Cmd**);
- ◆ void PHC\_Init(TSB\_PHC\_TypeDef \* **PHCx**, PHC\_InitTypeDef \* **InitStruct**);
- ◆ PHC\_INTFactor PHC\_GetINTFactor(TSB\_PHC\_TypeDef \* **PHCx**);
- ◆ void PHC\_ClearINTFactor(TSB\_PHC\_TypeDef \* **PHCx**, uint32\_t **ClearINT**);
- ◆ void PHC\_EnableInterrupt(TSB\_PHC\_TypeDef \* **PHCx**, uint32\_t **EnableINT**);
- ◆ void PHC\_DisableInterrupt(TSB\_PHC\_TypeDef \* **PHCx**, uint32\_t **DisableINT**);
- ◆ uint16\_t PHC\_GetPulseCntValue(TSB\_PHC\_TypeDef \* **PHCx**);
- ◆ void PHC\_ClearPulseCntValue(TSB\_PHC\_TypeDef \* **PHCx**);
- ◆ uint16\_t PHC\_GetCompareValue(TSB\_PHC\_TypeDef \* **PHCx**, uint8\_t **CmpReg**);
- ◆ void PHC\_SetCompareValue(TSB\_PHC\_TypeDef \* **PHCx**, uint8\_t **CmpReg**, uint16\_t **CmpValue**);

- ◆ void PHC\_SetDMAReq(TSB\_PHC\_TypeDef \* **PHCx**, FunctionalState **NewState**, uint8\_t **DMAReq**);

## 15.2.2 Detailed Description

Functions listed above can be divided into three parts:

- 1) Configure and control the common functions of each PHC channel are handled by the PHC\_Enable(), PHC\_Disable(), PHC\_Init() and void PHC\_SetRunState().
- 2) The status indication of each PHC channel is handled by PHC\_GetINTFactor(), PHC\_GetPulseCntValue(), PHC\_GetCompareValue()
- 3) PHC\_ClearINTFactor(), PHC\_EnableInterrupt(), PHC\_DisableInterrupt(), , PHC\_ClearPulseCntValue(), PHC\_SetCompareValue() and PHC\_SetDMAReq() handle other specified functions.

## 15.2.3 Function Documentation

**Note:** In all of the following APIs, the parameter “TSB\_PHC\_TypeDef \* **PHCx**” can be one of the following values:

TSB\_PCH0, TSB\_PCH1

### 15.2.3.1 PHC\_Enable

Enable the specified PHC channel.

**Prototype:**

void

PHC\_Enable(TSB\_PHC\_TypeDef\* **PHCx**)

**Parameters:**

**PHCx** is the specified PHC channel.

**Description:**

This function enables the specified PHC channel selected by **PHCx**.

**Return:**

None

### 15.2.3.2 PHC\_Disable

Disable the specified PHC channel.

**Prototype:**

void

`PHC_Disable(TSB_PHC_TypeDef* PHCx)`

**Parameters:**

**PHCx** is the specified PHC channel.

**Description:**

This function disables the specified PHC channel selected by **PHCx**.

**Return:**

None

### 15.2.3.3 PHC\_SetRunState

Start or stop of the specified PHC channel.

**Prototype:**

`void`

```
PHC_SetRunState(TSB_PHC_TypeDef * PHCx,  
                 uint32_t Cmd);
```

**Parameters:**

**PHCx** is the specified PHC channel.

**Cmd** The command for the up-and-down counter

- **PHC\_RUN** for start counter
- **PHC\_STOP** for stop counter

**Description:**

The up-and-down counter of the specified PHC channel starts counting if **Cmd** is **PHC\_RUN** and up-and-down counter stops counting and the value in up-and-down counter register is clear if **Cmd** is **PHC\_STOP**.

**Return:**

None

### 15.2.3.4 PHC\_Init

Initialize the specified PHC channel.

**Prototype:**

`void`

```
PHC_Init (TSB_PHC_TypeDef * PHCx,
```

```
PHC_InitTypeDef * InitStruct);
```

**Parameters:**

**PHCx** is the specified PHC channel.

**InitStruct** is the structure containing basic PHC configuration including count mode, noise filter control and counter clear control (refer to “Data Structure Description” for details).

**Description:**

This function initializes the specified PHC channel selected by **PHCx**.

**Return:**

None

### 15.2.3.5 PHC\_GetINTFactor

Indicate what causes the interrupt.

**Prototype:**

PHC\_INTFactor

```
PHC_GetINTFactor(TSB_PHC_TypeDef* PHCx)
```

**Parameters:**

**PHCx** is the specified PHC channel.

**Description:**

This function should be used in ISR to indicate the factor of interrupt. Bit of **Compare0** indicates if the counter matches with compare register0, bit of **Compare1** indicates if the counter matches with compare register1, bit of **Overflow** indicates if overflow had occurred before the interrupt, and bit of **Underflow** indicates if underflow had occurred before the interrupt.

**Return:**

PHC Interrupt factor. Each bit has the following meaning:

**Compare0** (Bit0): Specified PHC channel detected a match with the compare register0

**Compare1** (Bit1): Specified PHC channel detected a match with the compare register1

**Overflow** (Bit2): Specified PHC channel detected counter is overflow

**Underflow** (Bit3): Specified PHC channel detected counter is underflow

### 15.2.3.6 PHC\_ClearINTFactor

Clear specified interrupt factor flag.

**Prototype:**

void

```
PHC_ClearINTFactor(TSB_PHC_TypeDef * PHCx,  
                    uint32_t ClearINT)
```

**Parameters:**

**PHCx** is the specified PHC channel.

**ClearINT** Select the clear of PHC interrupt factor. This parameter can be:

- **PHC\_FLG\_CMP0**: Clears the interrupt factor which monitors compare register0 match event.
- **PHC\_FLG\_CMP1**: Clears the interrupt factor which monitors compare register1 match event.
- **PHC\_FLG\_OVERFLOW**: Clears the interrupt factor which monitors overflow event.
- **PHC\_FLG\_UNDERFLOW**: Clears the interrupt factor which monitors underflow event.
- **PHC\_FLG\_ALL**: All interrupt factors can be cleared.
- Combination of effective interrupt factor.

**Description:**

Because of each interrupt factor is not cleared automatically.

This function is used to clear the specified interrupt factor.

**Return:**

None

**Note:**

Each interrupt factor is not cleared automatically, initialize before using them.

### 15.2.3.7 PHC\_EnableInterrupt

Enable specified PHC interrupt

**Prototype:**

void

```
PHC_EnableInterrupt(TSB_PHC_TypeDef * PHCx,  
                    uint32_t EnableINT);
```

**Parameters:**

***PHCx*** is the specified PHC channel.

***EnableINT*** Selects the clear of PHC interrupt. This parameter can be:

- **PHC\_CR\_INT\_COMP0:** Enable INTPHTx0 interrupt, which occurred if the counter matches with compare register0.(x can be 0,1,2,3)
- **PHC\_CR\_INT\_COMP1:** Enable INTPHTx1 interrupt, which occurred if the counter matches with compare register1. (x can be 0,1,2,3)
- **PHC\_CR\_INT\_COMP0\_AND\_1:** Enable both INTPHTx0 interrupt and INTPHTx1 interrupt (x can be 0,1,2,3)
- **PHC\_CR\_INT\_EVERY:** Enable INTPHEVRYx interrupt, which occurred if the counter value is changed. (x can be 0,1,2,3)
- **PHC\_CR\_INT\_ALL:** All interrupt can be enabled
- Combination of effective PHC interrupt.

**Description:**

If **PHC\_CR\_INT\_COMP0** is selected, the interrupt of the specified PHC channel INTPHTx0 happen when the value in counter and compare register0 are match.

If **PHC\_CR\_INT\_COMP1** is selected, the interrupt of the specified PHC channel INTPHTx1 happen when the value in counter and compare register1 are match.

If **PHC\_CR\_INT\_COMP0\_AND\_1**, the interrupt of the specified PHC channel INTPHTx0 happen when the value in counter and compare register0 are match, and the interrupt of the specified PHC channel INTPHTx1 happen when the value in counter and compare register1 are match.

If **PHC\_CR\_INT\_EVERY**: is selected, the interrupt of the specified PHC channel INTPHEVRYx happen when the value in counter is changed.

If **PHC\_CR\_INT\_ALL**: is selected, all above interrupt of the specified PHC channel is enabled.

**Return:**

None

### 15.2.3.8 PHC\_DisableInterrupt

Disable specified PHC interrupt

**Prototype:**

void

```
PHC_DisableInterrupt(TSB_PHC_TypeDef * PHCx,  
                      uint32_t DisableINT);
```

**Parameters:**

**PHCx** is the specified PHC channel.

**DisableINT** Select the clear of PHC interrupt. This parameter can be:

- **PHC\_CR\_INT\_COMP0:** Disables INTPHTx0 interrupt, which occurred if the counter matches with compare register0.(x can be 0,1,2,3)
- **PHC\_CR\_INT\_COMP1:** Disables INTPHTx1 interrupt, which occurred if the counter matches with compare register1. (x can be 0,1,2,3)
- **PHC\_CR\_INT\_COMP0\_AND\_1:** Disables both INTPHTx0 interrupt and INTPHTx1 interrupt (x can be 0,1,2,3)
- **PHC\_CR\_INT\_EVERY:** Disables INTPHEVRYx interrupt, which occurred if the counter value is changed. (x can be 0,1,2,3)
- **PHC\_CR\_INT\_ALL:** All interrupt can be disabled
- Combination of effective PHC interrupt.

**Description:**

If **PHC\_CR\_INT\_COMP0** is selected, the interrupt of the specified PHC channel INTPHTx0 is disabled (x can be 0,1,2,3)

If **PHC\_CR\_INT\_COMP1** is selected, the interrupt of the specified PHC channel INTPHTx1 is disabled (x can be 0,1,2,3)

If **PHC\_CR\_INT\_COMP0\_AND\_1** is selected, the interrupt of the specified PHC channel INTPHTx0 and INTPHTx1 are disabled (x can be 0,1,2,3)

If **PHC\_CR\_INT\_EVERY:** is selected, the interrupt of the specified PHC channel INTPHEVRYx is disabled (x can be 0,1,2,3)

If **PHC\_CR\_INT\_ALL:** is selected, all above interrupt of the specified PHC channel is disabled.

**Return:**

None

### 15.2.3.9 PHC\_GetPulseCntValue

Get the counter value of specified PHC channel

**Prototype:**

```
uint16_t  
PHC_GetPulseCntValue(TSB_PHC_TypeDef * PHCx);
```

**Parameters:**

**PHCx** is the specified PHC channel.

**Description:**

This function returns the value in counter of the specified PHC channel

**Return:**

---

The value of PHC counter

### 15.2.3.10 PHC\_ClearPulseCntValue

Clear the counter value of specified PHC channel

**Prototype:**

void

PHC\_ClearPulseCntValue(TSB\_PHC\_TypeDef \* **PHCx**);

**Parameters:**

**PHCx** is the specified PHC channel.

**Description:**

This function clears the value in counter of the specified PHC channel

**Return:**

None

**Note:**

Pulse is counted not synchronized with MCU operation clock. Because there is a possibility that data is read while rewriting, depending on the timing, reading out twice is recommended. In this case if the data is different read out data again.

PHC counter is an up-and-down conunter.

The counter value is **0x7FFF** after PHC\_ClearPulseCntValue function is called.

### 15.2.3.11 PHC\_GetCompareValue

Get the value of compare register0 or compare register1 of the specified PHC channel.

**Prototype:**

uint16\_t

PHC\_GetCompareValue(TSB\_PHC\_TypeDef \* **PHCx**,  
                          uint8\_t **CmpReg**)

**Parameters:**

**PHCx** is the specified PHC channel.

**CmpReg** is used to choose to return the value of compare register0 or to return the value of compare register1, which can be one of the following,

- **PHC\_COMP\_0:** specifying compare register0.
- **PHC\_COMP\_1:** specifying compare register1.

**Description:**

This function returns the value of compare register0 of the specified PHC channel if **CmpReg** is **PHC\_COMP\_0**, and returns value of compare register1 of the specified PHC channel if **CmpReg** is **PHC\_COMP\_1**

**Return:**

The compare value

### 15.2.3.12 PHC\_SetCompareValue

Set the value of compare register0 or compare register1 of the specified PHC channel.

**Prototype:**

void

```
PHC_SetCompareValue(TSB_PHC_TypeDef * PHCx,
                     uint8_t CmpReg,
                     uint16_t CmpValue);
```

**Parameters:**

**PHCx** is the specified PHC channel.

**CmpReg** is used to choose to set the value of compare register0 or to set the value of compare register1, which can be one of the following,

- **PHC\_COMP\_0**: specifying compare register0.
- **PHC\_COMP\_1**: specifying compare register1.

**CmpValue** is the value to set to compare register

**Description:**

This function sets **CmpValue** to compare register0 of the specified PHC channel if **CmpReg** is **PHC\_COMP\_0**, and sets **CmpValue** to compare register1 of the specified PHC channel if **CmpReg** is **PHC\_COMP\_1**

**Return:**

None

### 15.2.3.13 PHC\_SetDMAReq

Enable or disable the selected DMA request for a PHC channel.

**Prototype:**

void

```
PHC_SetDMAReq(TSB_PHC_TypeDef * PHCx,
```

```
FunctionalState NewState,  
uint8_t DMAReq);
```

**Parameters:**

**PHCx** is the specified PHC channel.

**NewState** specifies specified DMA monitor state of specified PHC channel, which can be:

- **ENABLE**: enables specified DMA request
- **DISABLE**: disables specified DMA request

**DMAReq** specifies DMA request of the external inputs, which can be

- **PHC\_DMA\_REQ\_CAPTURE\_2**: Select DMA request: input capture2.

**Description:**

This function enables or disables the selected DMA request for the specified PHC channel.

**Return:**

None

**Note:**

When interrupt request is disabled, DMA request is not occurred even if DMA request is enabled.

## 15.2.4 Data Structure Description

### 15.2.4.1 PHC\_InitTypeDef

**Data Fields:**

uint32\_t

**Mode** selects PHC working mode , which can be set as:

- **PHC\_CR\_MODE\_NORMAL**: counter is increment or decrement when the state transition of the two-phase pulse changes at fourth count
- **PHC\_CR\_MODE\_4TIMES**: counter is increment or decrement when the state transition of the two-phase pulse changes once
- **PHC\_CR\_MODE\_2TIMES\_IN0**: counter is increment when the state transition of PHCxIN0 once
- **PHC\_CR\_MODE\_2TIMES\_IN1**: counter is increment when the state transition of PHCxIN1 changes once

uint32\_t

**NoiseFilterCtrl** enables and disables the noise filter, which can be set as:

- **PHC\_CR\_NOISEFILTER\_ON:** enables the noise filter
- **PHC\_CR\_NOISEFILTER\_OFF:** disables the noise filter

uint32\_t

**CountClearCtrl** clears or do nothing with the PHC up-and-down counter, which can be set as:

- **PHC\_COUNT\_CONTINUE:** Do nothing with the PHC up-and-down counter.
- **PHC\_COUNT\_CLR:** Clears the PHC up-and-down counter

#### 15.2.4.2 PHC\_INTFactor

**Data Fields:**

uint32\_t

**All:** PHC interrupt factor.

**Bit**

uint32\_t

**Compare0:** 1 a match with the compare register0 is detected

uint32\_t

**Compare1:** 1 a match with the compare register1 is detected

uint32\_t

**OverFlow:** 1 an up-and-down counter is overflow

uint32\_t

**UnderFlow:** 1 an up-and-down counter is underflow

uint32\_t

**Reserverd:** 28 Reserverd

## 16. RTC

### 16.1 Overview

The Real Time Clock (RTC) in the TMPM440 has such functions as follow:

- Clock (hour, minute and second)
- Calendar (month, week, date and leap year)
- Selectable 12 (am/ pm) and 24 hour display
- Time adjustment +/ - 30 seconds (by software)
- Alarm function (Alarm interrupt, ALARM pin)

The RTC driver APIs provide a set of functions to configure RTC clock and alarm, including such common parameters as year, leap year, month, date, day, hour, hour mode, minute and second and so on.

All driver APIs are contained in /Libraries/TX04\_Pерiph\_Driver/src/tmpm440\_rtc.c, with /Libraries/ TX04\_Pерiph\_Driver/inc/tmpm440\_rtc.h containing the macros, data types, structures and API definitions for use by applications.

### 16.2 API Functions

#### 16.2.1 Function List

- ◆ void RTC\_SetSec(uint8\_t **Sec**);
- ◆ uint8\_t RTC\_GetSec(void);
- ◆ void RTC\_SetMin(RTC\_FuncMode **NewMode**, uint8\_t **Min**);
- ◆ uint8\_t RTC\_GetMin(RTC\_FuncMode **NewMode**);
- ◆ uint8\_t RTC\_GetAMPM(RTC\_FuncMode **NewMode**);
- ◆ void RTC\_SetHour24(RTC\_FuncMode **NewMode**, uint8\_t **Hour**);
- ◆ void RTC\_SetHour12(RTC\_FuncMode **NewMode**, uint8\_t **Hour**, uint8\_t **AmPm**);
- ◆ uint8\_t RTC\_GetHour(RTC\_FuncMode **NewMode**);
- ◆ void RTC\_SetDay(RTC\_FuncMode **NewMode**, uint8\_t **Day**);
- ◆ uint8\_t RTC\_GetDay(RTC\_FuncMode **NewMode**);
- ◆ void RTC\_SetDate(RTC\_FuncMode **NewMode**, uint8\_t **Date**);
- ◆ uint8\_t RTC\_GetDate(RTC\_FuncMode **NewMode**);
- ◆ void RTC\_SetMonth(uint8\_t **Month**);
- ◆ uint8\_t RTC\_GetMonth(void);
- ◆ void RTC\_SetYear(uint8\_t **Year**);
- ◆ uint8\_t RTC\_GetYear(void);
- ◆ void RTC\_SetHourMode(uint8\_t **HourMode**);

- ◆ uint8\_t RTC\_GetHourMode(void);
- ◆ void RTC\_SetLeapYear(uint8\_t **LeapYear**);
- ◆ uint8\_t RTC\_GetLeapYear(void);
- ◆ void RTC\_SetTimeAdjustReq(void);
- ◆ RTC\_ReqState RTC\_GetTimeAdjustReq(void);
- ◆ void RTC\_EnableClock(void);
- ◆ void RTC\_DisableClock(void);
- ◆ void RTC\_EnableAlarm(void);
- ◆ void RTC\_DisableAlarm(void);
- ◆ void RTC\_SetRTCINT(FunctionalState **NewState**);
- ◆ void RTC\_SetAlarmOutput(uint8\_t **Output**);
- ◆ void RTC\_ResetClockSec(void);
- ◆ RTC\_ReqState RTC\_GetResetClockSecReq(void);
- ◆ void RTC\_ResetAlarm(void);
- ◆ void RTC\_SetDateValue(RTC\_DateTypeDef \* **DateStruct**);
- ◆ void RTC\_GetDateValue(RTC\_DateTypeDef \* **DateStruct**);
- ◆ void RTC\_SetTimeValue(RTC\_TimeTypeDef \* **TimeStruct**);
- ◆ void RTC\_GetTimeValue(RTC\_TimeTypeDef \* **TimeStruct**);
- ◆ void RTC\_SetClockValue(RTC\_DateTypeDef \* **DateStruct**, RTC\_TimeTypeDef \* **TimeStruct**);
- ◆ void RTC\_GetClockValue(RTC\_DateTypeDef \* **DateStruct**, RTC\_TimeTypeDef \* **TimeStruct**);
- ◆ void RTC\_SetAlarmValue(RTC\_AlarmTypeDef \* **AlarmStruct**);
- ◆ void RTC\_GetAlarmValue(RTC\_AlarmTypeDef \* **AlarmStruct**);

### 16.2.2 Detailed Description

Functions listed above can be divided into five parts:

- 1) Configure the common functions of RTC date are handled by RTC\_SetDay(),  
RTC\_GetDay(), RTC\_SetDate(), RTC\_GetDate(), RTC\_SetMonth(), RTC\_GetMonth(),  
RTC\_SetYear(), RTC\_GetYear(), RTC\_SetLeapYear(), RTC\_GetLeapYear(),  
RTC\_SetDateValue(), RTC\_GetDateValue(),
- 2) Configure the common functions of RTC time are handled by RTC\_SetSec(),  
RTC\_GetSec(), RTC\_SetMin(), RTC\_GetMin(), RTC\_SetHour24(), RTC\_SetHour12(),  
RTC\_GetHour(), RTC\_SetHourMode(), RTC\_GetHourMode(), RTC\_GetAMPM(),  
RTC\_SetTimeValue(), RTC\_GetTimeValue().
- 3) RTC\_EnableClock(), RTC\_DisableClock(), RTC\_SetTimeAdjustReq(),  
RTC\_GetTimeAdjustReq(), RTC\_ResetClockSec(), RTC\_GetResetClockSec(),  
RTC\_SetClockValue() and RTC\_GetClockValue() handle for RTC clock function only.
- 4) RTC\_EnableAlarm(), RTC\_DisableAlarm(), RTC\_ResetAlarm(), RTC\_SetAlarmValue()  
and RTC\_GetAlarmValue() handle for RTC alarm function only.
- 5) RTC\_SetAlarmOutput() and RTC\_SetRTCINT() handle other specified functions.

### 16.2.3 Function Documentation

#### 16.2.3.1 RTC\_SetSec

Set second value for RTC clock.

**Prototype:**

void

RTC\_SetSec(uint8\_t **Sec**);

**Parameters:**

**Sec**: New second value, max is 59.

**Description:**

This function will set new second value for RTC clock. RTC register are updated synchronizing with the timing of INTRTC, so after calling this function, it should wait for RTC 1HZ interrupt occurs.

**Return:**

None.

#### 16.2.3.2 RTC\_GetSec

Get second value of RTC clock.

**Prototype:**

uint8\_t

RTC\_GetSec(void);

**Parameters:**

None

**Description:**

This function will return second value of RTC clock.

**Return:**

Second value in the range:

0 ~ 59

#### 16.2.3.3 RTC\_SetMin

Set minute value for RTC clock or alarm.

**Prototype:**

```
void  
RTC_SetMin(RTC_FuncMode NewMode,  
            uint8_t Min);
```

**Parameters:**

**NewMode**: New mode of RTC, which can be set as:

- **RTC\_CLOCK\_MODE**: select clock function,
- **RTC\_ALARM\_MODE**: select alarm function.

**Min**: New min value, max 59

**Description:**

This function will set new minute value for RTC clock when **NewMode** is **RTC\_CLOCK\_MODE**, and write new minute value for RTC alarm when **NewMode** is **RTC\_ALARM\_MODE**. RTC register are updated synchronizing with the timing of INTRTC, so after calling this function, it should wait for RTC 1HZ interrupt occurs.

**Return:**

None

### 16.2.3.4 RTC\_GetMin

Get minute value of RTC clock or alarm.

**Prototype:**

```
uint8_t  
RTC_GetMin(RTC_FuncMode NewMode);
```

**Parameters:**

**NewMode**: New mode of RTC, which can be set as:

- **RTC\_CLOCK\_MODE**: select clock function,
- **RTC\_ALARM\_MODE**: select alarm function.

**Description:**

This function will return minute value of RTC clock when **NewMode** is **RTC\_CLOCK\_MODE**, and return minute value of RTC alarm when **NewMode** is **RTC\_ALARM\_MODE**.

**Return:**

Minute value in the range:  
0 ~ 59

### 16.2.3.5 RTC\_GetAMPM

Get AM or PM state in the 12 Hour mode.

**Prototype:**

```
uint8_t  
RTC_GetAMPM(RTC_FuncMode NewMode);
```

**Parameters:**

**NewMode:** New mode of RTC, which can be set as:

- **RTC\_CLOCK\_MODE:** select clock function,
- **RTC\_ALARM\_MODE:** select alarm function.

**Description:**

This function will return AM or PM mode of RTC clock when **NewMode** is **RTC\_CLOCK\_MODE**, and return AM or PM mode of RTC alarm when **NewMode** is **RTC\_ALARM\_MODE**.

**Return:**

The mode of time:

**RTC\_AM\_MODE:** Time mode is AM.

**RTC\_PM\_MODE:** Time mode is PM.

### 16.2.3.6 RTC\_SetHour24

Set hour value for RTC clock or alarm in the 24 Hour mode.

**Prototype:**

```
void  
RTC_SetHour24(RTC_FuncMode NewMode,  
               uint8_t Hour);
```

**Parameters:**

**NewMode:** New mode of RTC, which can be set as:

- **RTC\_CLOCK\_MODE:** select clock function,
- **RTC\_ALARM\_MODE:** select alarm function.

**Hour:** New hour value, max is 23.

**Description:**

This function will set new hour value for RTC clock when **NewMode** is **RTC\_CLOCK\_MODE**, and set new hour value for RTC alarm when **NewMode** is **RTC\_ALARM\_MODE**. RTC register are updated synchronizing with the timing of INTRTC, so after calling this function, it should wait for RTC 1HZ interrupt occurs.

\* If hour mode is changed to 24H mode from 12H mode, **RTC\_SetHour24()** should be called to rewrite the HOUERR register.

**Return:**

None

### 16.2.3.7 RTC\_SetHour12

Set hour value and AM/PM mode for RTC clock or alarm in the 12 Hour mode.

**Prototype:**

```
void  
RTC_SetHour12(RTC_FuncMode NewMode,  
                uint8_t Hour,  
                uint8_t AmPm);
```

**Parameters:**

**NewMode**: New mode of RTC, which can be set as:

- **RTC\_CLOCK\_MODE**: select clock function,
- **RTC\_ALARM\_MODE**: select alarm function.

**Hour**: New hour value, max is 11.

**AmPm**: New time mode, which can bet set as:

- **RTC\_AM\_MODE**: select AM mode for 12H mode,
- **RTC\_PM\_MODE**: select PM mode for 12H mode.

**Description:**

This function will set new hour value and AM/PM mode for RTC clock when **NewMode** is **RTC\_CLOCK\_MODE**, and set new hour value and AM/PM mode for RTC alarm when **NewMode** is **RTC\_ALARM\_MODE**. RTC register are updated synchronizing with the timing of INTRTC, so after calling this function, it should wait for RTC 1HZ interrupt occurs.

\* If hour mode is changed to 12H mode from 24H mode, **RTC\_SetHour12()** should be called to rewrite the HOUERR register.

**Return:**

None

### 16.2.3.8 RTC\_GetHour

Get hour value of RTC clock or alarm.

**Prototype:**

```
uint8_t  
RTC_GetHour(RTC_FuncMode NewMode);
```

**Parameters:**

**NewMode**: New mode of RTC, which can be set as:

- **RTC\_CLOCK\_MODE**: select clock function,
- **RTC\_ALARM\_MODE**: select alarm function.

**Description:**

This function will return hour value of RTC clock when **NewMode** is **RTC\_CLOCK\_MODE**, and return hour value of RTC alarm when **NewMode** is **RTC\_ALARM\_MODE**.

**Return:**

In 24H mode, hour value in the range:

0 ~ 23

In 12H mode, hour value in the range:

0 ~ 11

### 16.2.3.9    RTC\_SetDay

Set day value for RTC clock or alarm.

**Prototype:**

```
void  
RTC_SetDay(RTC_FuncMode NewMode,  
          uint8_t Day);
```

**Parameters:**

**NewMode**: New mode of RTC, which can be set as:

- **RTC\_CLOCK\_MODE**: select clock function,
- **RTC\_ALARM\_MODE**: select alarm function.

**Day**: New day value, which can be set as:

- **RTC\_SUN**: Sunday.
- **RTC\_MON**: Monday.
- **RTC\_TUE**: Tuesday.
- **RTC\_WED**: Wednesday.
- **RTC\_THU**: Thursday.
- **RTC\_FRI**: Friday.
- **RTC\_SAT**: Saturday.

**Description:**

This function will set new day value for RTC clock when **NewMode** is **RTC\_CLOCK\_MODE**, and set new day value for RTC alarm when **NewMode** is **RTC\_ALARM\_MODE**. RTC register are updated synchronizing with the timing of INTRTC, so after calling this function, it should wait for RTC 1HZ interrupt occurs.

**Return:**

None

### 16.2.3.10 RTC\_GetDay

Get day value of RTC clock or alarm.

**Prototype:**

```
uint8_t  
RTC_GetDay(RTC_FuncMode NewMode);
```

**Parameters:**

**NewMode**: New mode of RTC, which can be set as:

- **RTC\_CLOCK\_MODE**: select clock function,
- **RTC\_ALARM\_MODE**: select alarm function.

**Description:**

This function will return day value of RTC clock when **NewMode** is **RTC\_CLOCK\_MODE**, and return day value of RTC alarm when **NewMode** is **RTC\_ALARM\_MODE**.

**Return:**

Day value in the range:

0 ~ 6

### 16.2.3.11 RTC\_SetDate

Set date value for RTC clock or alarm.

**Prototype:**

```
void  
RTC_SetDate(RTC_FuncMode NewMode,  
              uint8_t Date);
```

**Parameters:**

**NewMode**: New mode of RTC, which can be set as:

- **RTC\_CLOCK\_MODE**: select clock function,
- **RTC\_ALARM\_MODE**: select alarm function.

**Date:** New date value, ranging from 1 to 31.

**Description:**

This function will set new date value for RTC clock when **NewMode** is **RTC\_CLOCK\_MODE**, and set new date value RTC alarm when **NewMode** is **RTC\_ALARM\_MODE**. RTC register are updated synchronizing with the timing of INTRTC, so after calling this function, it should wait for RTC 1HZ interrupt occurs.

**Return:**

None

#### **16.2.3.12 RTC\_GetDate**

Get date value of RTC clock or alarm.

**Prototype:**

```
uint8_t  
RTC_GetDate(RTC_FuncMode NewMode);
```

**Parameters:**

**NewMode**: New mode of RTC, which can be set as:

- **RTC\_CLOCK\_MODE**: select clock function,
- **RTC\_ALARM\_MODE**: select alarm function.

**Description:**

This function will return date value of RTC clock when NewMode is **RTC\_CLOCK\_MODE**, and return date value of RTC alarm when NewMode is **RTC\_ALARM\_MODE**.

**Return:**

Date value in the range:

1 ~ 31

#### **16.2.3.13 RTC\_SetMonth**

Set month value for RTC clock.

**Prototype:**

```
void
```

RTC\_SetMonth(uint8\_t **Month**);

**Parameters:**

**Month:** New month value, ranging from 1 to 12.

**Description:**

This function will set new month value for RTC clock. RTC register are updated synchronizing with the timing of INTRTC, so after calling this function, it should wait for RTC 1HZ interrupt occurs.

**Return:**

None

#### 16.2.3.14 RTC\_GetMonth

Get month value of RTC clock.

**Prototype:**

```
uint8_t  
RTC_GetMonth(void);
```

**Parameters:**

None

**Description:**

This function will return month value.

**Return:**

Month value in the range:

1 ~ 12

#### 16.2.3.15 RTC\_SetYear

Set year value for RTC clock.

**Prototype:**

```
void  
RTC_SetYear(uint8_t Year);
```

**Parameters:**

**Year:** New year value, max is 99.

**Description:**

This function will set new year value for RTC clock. RTC register are updated synchronizing with the timing of INTRTC, so after calling this function, it should wait for RTC 1HZ interrupt occurs.

**Return:**

None

### 16.2.3.16 RTC\_GetYear

Get year value of RTC clock.

**Prototype:**

```
uint8_t  
RTC_GetYear(void);
```

**Parameters:**

None

**Description:**

This function will return year value.

**Return:**

Year value in the range:

0 ~ 99

### 16.2.3.17 RTC\_SetHourMode

Select 24-hour clock or 12-hour clock.

**Prototype:**

```
void  
RTC_SetHourMode(uint8_t HourMode);
```

**Parameters:**

*HourMode*: New mode of hour, which can be set as:

- **RTC\_12\_HOUR\_MODE** : Select 12H mode,
- **RTC\_24\_HOUR\_MODE** : Select 24H mode.

**Description:**

This function will select 24H mode when *HourMode* is **RTC\_24\_HOUR\_MODE** and select 12H mode when *HourMode* is **RTC\_12\_HOUR\_MODE**.

\* Before call this function, **RTC\_DisableClock()** function should be called firstly. (See “RTC\_DisableClock” for details)

**Return:**

None

### 16.2.3.18 RTC\_GetHourMode

Get hour mode.

**Prototype:**

```
uint8_t  
RTC_GetHourMode(void);
```

**Parameters:**

None

**Description:**

This function will return hour mode.

**Return:**

Hour mode:

**RTC\_24\_HOUR\_MODE:** Hour mode is 24H mode.

**RTC\_12\_HOUR\_MODE:** Hour mode is 12H mode.

### 16.2.3.19 RTC\_SetLeapYear

Set leap year state.

**Prototype:**

```
void  
RTC_SetLeapYear(uint8_t LeapYear);
```

**Parameters:**

**LeapYear:** The state of leap year, which can be set as:

- **RTC\_LEAP\_YEAR\_0:** Current year is a leap year.
- **RTC\_LEAP\_YEAR\_1:** Current year is the year following a leap year.
- **RTC\_LEAP\_YEAR\_2:** Current year is two years after a leap year.
- **RTC\_LEAP\_YEAR\_3:** Current year is three years after a leap year.

**Description:**

This function will change leap year state. If *LeapYear* is **RTC\_LEAP\_YEAR\_0**, current year is a leap year. If *LeapYear* is **RTC\_LEAP\_YEAR\_1**, current year is the year following a leap year. If *LeapYear* is **RTC\_LEAP\_YEAR\_2**, current year is two years after a leap year. If *LeapYear* is **RTC\_LEAP\_YEAR\_3**, current year is three years after a leap year.

**Return:**

None

### 16.2.3.20 RTC\_GetLeapYear

Get leap year state.

**Prototype:**

```
uint8_t  
RTC_GetLeapYear(void);
```

**Parameters:**

None

**Description:**

This function will return leap year state.

**Return:**

The state of the leap year.

### 16.2.3.21 RTC\_SetTimeAdjustReq

Set time adjustment + or – 30 seconds.

**Prototype:**

```
void  
RTC_SetTimeAdjustReq(void);
```

**Parameters:**

None

**Description:**

This function will set time adjust seconds. The request is sampled when the sec counter counts up. If the time elapsed is between 0 and 29 seconds, the sec counter is cleared to "0". If the time elapsed is between 30 and 59 seconds, the min counter is carried and sec counter is cleared to "0".

**Return:**

None

### 16.2.3.22 RTC\_GetTimeAdjustReq

Get time adjust request state.

**Prototype:**

RTC\_ReqState

RTC\_GetTimeAdjustReq(void);

**Parameters:**

None

**Description:**

This function will get the state of time adjust request. In order not to request repeatedly, it should be called after calling **RTC\_SetTimeAdjustReq()** function.

**Return:**

The state of time adjustment:

**RTC\_NO\_REQ** : No adjust request.

**RTC\_REQ**: Adjust request.

### 16.2.3.23 RTC\_EnableClock

Enable RTC clock function.

**Prototype:**

void

RTC\_EnableClock(void);

**Parameters:**

None

**Description:**

This function will enable clock function.

**Return:**

None

### **16.2.3.24 RTC\_DisableClock**

Disable RTC clock function.

**Prototype:**

```
void  
RTC_DisableClock(void);
```

**Parameters:**

None

**Description:**

This function will disable clock function.

**Return:**

None

### **16.2.3.25 RTC\_EnableAlarm**

Enable RTC alarm function.

**Prototype:**

```
void  
RTC_EnableAlarm(void);
```

**Parameters:**

None

**Description:**

This function will enable alarm function.

**Return:**

None

### **16.2.3.26 RTC\_DisableAlarm**

Disable RTC alarm function.

**Prototype:**

```
void  
RTC_DisableAlarm(void);
```

**Parameters:**

None

**Description:**

This function will disable alarm function.

**Return:**

None

### 16.2.3.27 RTC\_SetRTCINT

Enable or disable INTRTC.

**Prototype:**

void

RTC\_SetRTCINT(FunctionalState **NewState**);

**Parameters:**

**NewState**: New state of INT RTC.

- **ENABLE**: Enable INTRTC.
- **DISABLE**: Disable INTRTC.

**Description:**

This function will enable RTCINT when **NewState** is **ENABLE**, and disable RTCINT when **NewState** is **DISABLE**.

**Return:**

None

### 16.2.3.28 RTC\_SetAlarmOutput

Set output signals from ALARM pin.

**Prototype:**

void

RTC\_SetAlarmOutput(uint8\_t **Output**);

**Parameters:**

**Output**: Set ALARM pin output, which can be set as:

- **RTC\_LOW\_LEVEL**: “0” pulse
- **RTC\_PULSE\_1\_HZ**: 1Hz cycle “0” pulse
- **RTC\_PULSE\_16\_HZ**: 16Hz cycle “0” pulse
- **RTC\_PULSE\_2\_HZ**: 2Hz cycle “0” pulse

- **RTC\_PULSE\_4\_HZ**: 4Hz cycle “0” pulse
- **RTC\_PULSE\_8\_HZ**: 8Hz cycle “0” pulse

**Description:**

This function will set output signal from ALARM pin. If **Output** is **RTC\_LOW\_LEVEL**, Alarm pin output is “0” pulse when the alarm register corresponds with the clock. If **Output** is **RTC\_PULSE\_n\*\_HZ**, Alarm pin output is n\*Hz cycle “0” pulse. (n can be one of 1,2,4,8,16)

**Return:**

None

### 16.2.3.29 RTC\_ResetClockSec

Reset RTC clock second counter.

**Prototype:**

void

RTC\_ResetClockSec(void);

**Parameters:**

None

**Description:**

This function will reset sec counter.

**Return:**

None

### 16.2.3.30 RTC\_GetResetClockSecReq

Get reset RTC clock second counter request state.

**Prototype:**

RTC\_ReqState

RTC\_GetResetClockSecReq(void);

**Parameters:**

None

**Description:**

Get request state for reset RTC clock second counter. The request is sampled using low-speed clock. In order to wait the clock stability, it should be called after calling **RTC\_ResetClockSec()** function.

**Return:**

The state of reset clock request:

**RTC\_NO\_REQ**: No reset clock request.

**RTC\_REQ**: Reset clock request.

### 16.2.3.31 RTC\_ResetAlarm

Reset RTC alarm.

**Prototype:**

void

RTC\_ResetAlarm(void);

**Parameters:**

None

**Description:**

This function will reset alarm.

Reset alarm registers, the related parameters will be set as follows.

Minute: 00, Hour: 00, Date: 01, Day of the week: Sunday

**Return:**

None

### 16.2.3.32 RTC\_SetDateValue

Set the RTC clock date.

**Prototype:**

void

RTC\_SetDateValue(RTC\_DateTypeDef \* **DateStruct**);

**Parameters:**

**DateStruct**: The structure containing basic date configuration including leap year state, year, month, date and day. (Refer to “Data structure Description” for details)

**Description:**

This function will set RTC clock date, including leap year, year, month, date and day.  
**RTC\_SetLeapYear()**, **RTC\_SetYear()**, **RTC\_SetMonth()**, **RTC\_SetDate()** and  
**RTC\_Setday()** will be called by it.

**Return:**

None

### 16.2.3.33 RTC\_GetDateValue

Get the RTC clock date.

**Prototype:**

void

`RTC_GetDateValue(RTC_DateTypeDef * DateStruct);`

**Parameters:**

**DateStruct**: The structure containing basic date configuration. (Refer to “Data structure Description” for details)

**Description:**

This function will get RTC clock date, including leap year, year, month, date and day.  
**RTC\_GetLeapYear()**, **RTC\_GetYear()**, **RTC\_GetMonth()**, **RTC\_GetDate()** and  
**RTC\_Getday()** will be called by it.

**Return:**

None

### 16.2.3.34 RTC\_SetTimeValue

Set the RTC clock time.

**Prototype:**

void

`RTC_SetTimeValue(RTC_TimeTypeDef * TimeStruct);`

**Parameters:**

**TimeStruct**: The structure containing basic time configuration including hour mode, hour, AM/PM mode in 12H mode, minute and second. (Refer to “Data structure Description” for details)

**Description:**

This function will set RTC clock time, including hour mode, hour, AM/PM mode in 12H mode, minute and second. **RTC\_SetHourMode()**, **RTC\_SetHour12()**, **RTC\_SetHour24()**, **RTC\_SetMin()** and **RTC\_SetSec()** will be called by it.

**Return:**

None

### 16.2.3.35 RTC\_GetTimeValue

Get the RTC time.

**Prototype:**

void

`RTC_GetTimeValue(RTC_TimeTypeDef * TimeStruct);`

**Parameters:**

**TimeStruct**: The structure containing basic Time configuration. (Refer to “Data structure Description” for details)

**Description:**

This function will Get RTC clock time, including hour mode, hour, AM/PM mode in 12H mode, minute and second. **RTC\_GetHourMode()**, **RTC\_GetHour()**, **RTC\_GetAMPM()**, **RTC\_GetMin()** and **RTC\_GetSec()** will be called by it.

**Return:**

None

### 16.2.3.36 RTC\_SetClockValue

Set the RTC clock date and time.

**Prototype:**

void

`RTC_SetClockValue(RTC_DateTypeDef * DateStruct,  
                  RTC_TimeTypeDef * TimeStruct);`

**Parameters:**

**DateStruct**: The structure containing basic Date configuration including leap year state, year, month, date and day.

**TimeStruct:** The structure containing basic Time configuration including hour mode, hour, AM/PM mode in 12H mode, minute and second. (Refer to “Data structure Description” for details)

**Description:**

This function will set RTC clock date and time, including leap year, year, month, date, day, hour mode, hour, AM/PM mode in 12H mode, minute and second.

**RTC\_SetLeapYear()**, **RTC\_SetYear()**, **RTC\_SetMonth()**, **RTC\_SetDate()**,  
**RTC\_SetDay()**, **RTC\_SetHourMode()**, **RTC\_SetHour24()**, **RTC\_SetHour12()**,  
**RTC\_SetMin()** and **RTC\_SetSec()** will be called by it.

**Return:**

None

### 16.2.3.37 RTC\_GetClockValue

Get the RTC clock date and time.

**Prototype:**

void

```
RTC_GetClockValue(RTC_DateTypeDef * DateStruct,  
                  RTC_TimeTypeDef * TimeStruct);
```

**Parameters:**

**DateStruct:** The structure containing basic Date configuration including leap year state, year, month, date and day.

**TimeStruct:** The structure containing basic Time configuration including hour mode, hour, AM/PM mode in 12H mode, minute and second. (Refer to “Data structure Description” for details)

**Description:**

This function will get RTC clock date and time, including leap year, year, month, date, day, hour mode, hour, AM/PM mode in 12H mode, minute and second.

**RTC\_GetLeapYear()**, **RTC\_GetYear()**, **RTC\_GetMonth()**, **RTC\_GetDate()**,  
**RTC\_GetDay()**, **RTC\_GetHourMode()**, **RTC\_GetHour()**, **RTC\_GetAMPM()**,  
**RTC\_GetMin()** and **RTC\_GetSec()** will be called by it.

**Return:**

None

### 16.2.3.38 RTC\_SetAlarmValue

Set the RTC alarm date and time.

**Prototype:**

void

RTC\_SetAlarmValue(RTC\_AlarmTypeDef \* **AlarmStruct**);

**Parameters:**

**AlarmStruct**: The structure containing basic alarm configuration including date, day, hour, AM/PM mode in 12H mode and minute. (Refer to “Data structure Description” for details)

**Description:**

This function will set RTC alarm date and time, including date, day, hour, AM/PM mode in 12H mode and minute. **RTC\_SetDate()**, **RTC\_SetDay()**, **RTC\_SetHour12()**, **RTC\_SetHour24()** and **RTC\_SetMin()** will be called by it.

**Return:**

None

### 16.2.3.39 RTC\_GetAlarmValue

Get the RTC alarm date and time.

**Prototype:**

void

RTC\_GetAlarmValue(RTC\_AlarmTypeDef \* **AlarmStruct**);

**Parameters:**

**AlarmStruct**: The structure containing basic alarm configuration including date, day, hour, AM/PM mode in 12H mode and minute. (Refer to “Data structure Description” for details)

**Description:**

This function will get RTC alarm date and time, including date, day, hour, AM/PM mode in 12H mode and minute. **RTC\_GetDate()**, **RTC\_GetDay()**, **RTC\_GetHour()**, **RTC\_GetAMPM()** and **RTC\_GetMin()** will be called by it.

**Return:**

None

## 16.2.4 Data Structure Description

### 16.2.4.1 RTC\_DateTypeDef

**Data Fields:**

uint8\_t

**LeapYear** set leap year state, which can be set as:

- **RTC\_LEAP\_YEAR\_0:** Current year is a leap year.
- **RTC\_LEAP\_YEAR\_1:** Current year is the year following a leap year.
- **RTC\_LEAP\_YEAR\_2:** Current year is two years after a leap year.
- **RTC\_LEAP\_YEAR\_3:** Current year is three years after a leap year

uint8\_t

**Year** new year value, max is 99.

uint8\_t

**Month** new month value, ranging from 1 to 12.

uint8\_t

**Date** new date value, ranging from 1 to 31.

uint8\_t

**Day** new day value, which can be set as:

- **RTC\_SUN:** Sunday.
- **RTC\_MON:** Monday.
- **RTC\_TUE:** Tuesday.
- **RTC\_WED:** Wednesday.
- **RTC\_THU:** Thursday.
- **RTC\_FRI:** Friday.
- **RTC\_SAT:** Saturday.

### 16.2.4.2 RTC\_TimeTypeDef

**Data Fields:**

uint8\_t

**HourMode** select 24H mode or 12H mode, which can be set as:

- **RTC\_12\_HOUR\_MODE:** Hour mode is 12H mode
- **RTC\_24\_HOUR\_MODE:** Hour mode is 24H mode

uint8\_t

**Hour** new hour value, max value is 23 in 24H mode or 11 in 12H mode.

uint8\_t

**AmPm** select AM/PM mode for 12H mode, which can be set as:

- **RTC\_AM\_MODE:** select AM mode for 12H mode,
- **RTC\_PM\_MODE:** select PM mode for 12H mode.

- **RTC\_AMPM\_INVALID:** when hour mode is 24H mode.

uint8\_t

**Min** new minute value, max is 59.

uint8\_t

**Sec** new second value, max is 59.

#### 16.2.4.3 RTC\_AlarmTypeDef

##### Data Fields:

uint8\_t

**Date** new date value of RTC alarm, ranging from 1 to 31.

uint8\_t

**Day** new day value of RTC alarm, which can be set as:

- **RTC\_SUN:** Sunday.
- **RTC\_MON:** Monday.
- **RTC\_TUE:** Tuesday.
- **RTC\_WED:** Wednesday.
- **RTC\_THU:** Thursday.
- **RTC\_FRI:** Friday.
- **RTC\_SAT:** Saturday.

uint8\_t

**Hour** new hour value of RTC alarm, max value is 23 in 24H mode, max value is 11 in 12H mode.

uint8\_t

**AmPm** select AM/PM mode for 12H mode, which can be set as:

- **RTC\_AM\_MODE:** select AM mode for 12H mode,
- **RTC\_PM\_MODE:** select PM mode for 12H mode.
- **RTC\_AMPM\_INVALID:** when hour mode is 24H mode.

uint8\_t

**Min** new minute value of RTC alarm, max is 59.

## 17. SBI

### 17.1 Overview

This device contains a Serial Bus Interface channel, which can operate in I2C bus mode with multi-master capability.

In I2C bus mode, the SBI is connected to external devices via SCL and SDA.

Data can be transferred in free data format by the SBI channel. In free data format, data is always sent by master-transmitter and received by slave-receiver.

The SBI driver APIs provide a set of functions to configure each channel such as setting self-address of the SBI channel, the clock division, the generation of ACK clock and to control the data transfer such as sending start condition or stop condition to I2C bus, data transmission or reception, and to indicate the status of each channel such as returning the state or the mode of each SBI channel.

All driver APIs are contained in /Libraries/TX04\_Periph\_Driver/src/tppm440\_sbi.c, with /Libraries/TX04\_Periph\_Driver/inc/tppm440\_sbi.h containing the macros, data types, structures and API definitions for use by applications.

## 17.2 API Functions

### 17.2.1 Function List

- ◆ void SBI\_Enable(TSB\_SBI\_TypeDef\* **SBIx**);
- ◆ void SBI\_Disable(TSB\_SBI\_TypeDef\* **SBIx**);
- ◆ void SBI\_SetI2CACK(TSB\_SBI\_TypeDef\* **SBIx**, FunctionalState **NewState**);
- ◆ void SBI\_InitI2C(TSB\_SBI\_TypeDef\* **SBIx**, SBI\_InitI2CTypeDef\* **InitI2CStruct**);
- ◆ void SBI\_SetI2CBitNum(TSB\_SBI\_TypeDef\* **SBIx**, uint32\_t **I2CBitNum**);
- ◆ void SBI\_SWReset(TSB\_SBI\_TypeDef\* **SBIx**);
- ◆ void SBI\_ClearI2CINTReq(TSB\_SBI\_TypeDef\* **SBIx**);
- ◆ void SBI\_GenerateI2CStart(TSB\_SBI\_TypeDef\* **SBIx**);
- ◆ void SBI\_GenerateI2CStop(TSB\_SBI\_TypeDef\* **SBIx**);
- ◆ SBI\_I2CState SBI\_GetI2CState(TSB\_SBI\_TypeDef\* **SBIx**);
- ◆ void SBI\_SetIdleMode(TSB\_SBI\_TypeDef\* **SBIx**, FunctionalState **NewState**);
- ◆ void SBI\_SetSendData(TSB\_SBI\_TypeDef\* **SBIx**, uint32\_t **Data**);
- ◆ uint32\_t SBI\_GetReceiveData(TSB\_SBI\_TypeDef\* **SBIx**);

- ◆ void SBI\_SetI2CFreeDataMode(TSB\_SBI\_TypeDef\* **SBIx**, FunctionalState **NewState**);

## 17.2.2 Detailed Description

Functions listed above can be divided into four parts:

- 1) Configure and control the SBI channel are handled by SBI\_Enable(), SBI\_Disable(), SBI\_SetI2CACK(), SBI\_SetI2CBitNum(), and SBI\_InitI2C().
- 2) Transfer control of the SBI channel is handled by SBI\_ClearI2CINTReq(), SBI\_GenerateI2Cstart(), SBI\_GenerateI2Cstop(), SBI\_GetReceiveData().
- 3) The status indication of the SBI channel is handled by SBI\_GetI2CState().
- 4) SBI\_SWReset(), SBI\_SetIdleMode() and SBI\_EnableI2CfreeDataMode() handle other specified functions.

## 17.2.3 Function Documentation

**Note:** in all of the following APIs, parameter “TSB\_SBI\_TypeDef\* **SBIx**” can only be **TSB\_SBI0**.

### 17.2.3.1 SBI\_Enable

Enable the specified SBI channel.

**Prototype:**

void  
SBI\_Enable(TSB\_SBI\_TypeDef\* **SBIx**);

**Parameters:**

**SBIx** is the specified SBI channel.

**Description:**

This function will enable the specified SBI channel selected by **SBIx**.

**Return:**

None

### 17.2.3.2 SBI\_Disable

Disable the specified SBI channel.

**Prototype:**

void  
SBI\_Disable(TSB\_SBI\_TypeDef\* **SBIx**);

**Parameters:**

**SBIx** is the specified SBI channel.

**Description:**

This function will disable the specified SBI channel selected by **SBIx**.

**Return:**

None

### 17.2.3.3 SBI\_SetI2CACK

Enable or disable the generation of ACK clock.

**Prototype:**

```
void  
SBI_SetI2CACK(TSB_SBI_TypeDef* SBIx,  
                FunctionalState NewState);
```

**Parameters:**

**SBIx** is the specified SBI channel.

**NewState** sets the generation of ACK clock, which can be:

- **ENABLE** for generating of ACK clock
- **DISABLE** for no ACK clock

**Description:**

The function specifies the generation of ACK clock on I2C bus. The ACK clock will be generated if **NewState** is **ENABLE**. And the ACK clock will be not generated if **NewState** is **DISABLE**.

**Return:**

None

### 17.2.3.4 SBI\_InitI2C

Initialize the specified SBI channel in I2C mode.

**Prototype:**

```
void  
SBI_InitI2C(TSB_SBI_TypeDef* SBIx,  
             SBI_InitI2CTypeDef* InitI2CStruct);
```

**Parameters:**

**SBIx** is the specified SBI channel.

**InitI2CStruct** is the structure containing SBI configuration (refer to 10.2.4 Data Structure Description for details).

**Description:**

This function will initialize and configure the self-address, bit length of transfer data, clock division, the generation of ACK clock and the operation mode of I2C transfer for the specified SBI channel selected by **SBIx**.

**Return:**

None

### 17.2.3.5 SBI\_SetI2CBitNum

Specify the number of bits per transfer.

**Prototype:**

```
void  
SBI_SetI2CBitNum(TSB_SBI_TypeDef* SBIx,  
                  uint32_t I2CBitNum);
```

**Parameters:**

**SBIx** is the specified SBI channel.

**I2CBitNum** specifies the number of bits per transfer, max. 8.

This parameter can be one of the following values:

- **SBI\_I2C\_DATA\_LEN\_8**, which means that the data length number of bits per transfer is 8;
- **SBI\_I2C\_DATA\_LEN\_1**, which means that the data length number of bits per transfer is 1;
- **SBI\_I2C\_DATA\_LEN\_2**, which means that the data length number of bits per transfer is 2;
- **SBI\_I2C\_DATA\_LEN\_3**, which means that the data length number of bits per transfer is 3;
- **SBI\_I2C\_DATA\_LEN\_4**, which means that the data length number of bits per transfer is 4;
- **SBI\_I2C\_DATA\_LEN\_5**, which means that the data length number of bits per transfer is 5;
- **SBI\_I2C\_DATA\_LEN\_6**, which means that the data length number of bits per transfer is 6;
- **SBI\_I2C\_DATA\_LEN\_7**, which means that the data length number of bits per transfer is 7.

**Description:**

The number of bits to be transferred each transaction can be changed by this function.

**Return:**

None

### 17.2.3.6 SBI\_SWReset

Reset the state of the specified SBI channel.

**Prototype:**

```
void  
SBI_SWReset(TSB_SBI_TypeDef* SBIx);
```

**Parameters:**

**SBIx** is the specified SBI channel.

**Description:**

This function will generate a reset signal that initializes the serial bus interface circuit. After a reset, all control registers and status flags are initialized to their reset values.

**Return:**

None

### 17.2.3.7 SBI\_ClearI2CINTReq

Clear SBI interrupt request in I2C bus mode.

**Prototype:**

```
void  
SBI_ClearI2CINTReq(TSB_SBI_TypeDef* SBIx);
```

**Parameters:**

**SBIx** is the specified SBI channel.

**Description:**

This function will clear the SBI interrupt, which has occurred, of the specified SBI channel.

**Return:**

None

### 17.2.3.8 SBI\_GenerateI2CStart

Set I2C bus to Master mode and Generate start condition in I2C mod.

**Prototype:**

void

SBI\_GenerateI2CStart(TSB\_SBI\_TypeDef\* **SBIx**);

**Parameters:**

**SBIx** is the specified SBI channel.

**Description:**

The function will set I2C bus to Master mode and send start condition on I2C bus.

**Return:**

None

### 17.2.3.9 SBI\_GenerateI2CStop

Set I2C bus to Master mode and Generate stop condition in I2C mode.

**Prototype:**

void

SBI\_GenerateI2CStop(TSB\_SBI\_TypeDef\* **SBIx**);

**Parameters:**

**SBIx** is the specified SBI channel.

**Description:**

The function will set I2C bus to Master mode and send stop condition on I2C bus.

**Return:**

None

### 17.2.3.10 SBI\_GetI2CState

Get the SBI channel state in I2C bus mode.

**Prototype:**

```
SBI_I2CState  
SBI_GetI2CState(TSB_SBI_TypeDef* SBIx);
```

**Parameters:**

**SBIx** is the specified SBI channel.

**Description:**

This function can return the state of the SBI channel while it is working in I2C bus mode. Call the function in ISR of SBI interrupt, and adopt different process according to different return.

**Return:**

The state value of the SBI channel in I2C bus.

### 17.2.3.11 SBI\_SetIdleMode

Enable or disable the specified SBI channel when system is in idle mode.

**Prototype:**

```
void  
SBI_SetIdleMode(TSB_SBI_TypeDef* SBIx,  
                 FunctionalState NewState);
```

**Parameters:**

**SBIx** is the specified SBI channel.

**NewState** specifies the state of the SBI when system is idle mode, which can be

- **ENABLE**: enables the SBI channel.
- **DISABLE**: disables the SBI channel.

**Description:**

The specified SBI channel can still working if **NewState** is **ENABLE** even if system enters idle mode. **DISABLE** can stop the working SBI if system enters idle mode.

**Return:**

None

### 17.2.3.12 SBI\_SetSendData

Set data to be sent and start transmitting from the specified SBI channel.

**Prototype:**

```
void  
SBI_SetSendData(TSB_SBI_TypeDef* SBIx,
```

```
    uint32_t Data);
```

**Parameters:**

**SBIx** is the specified SBI channel.

**Data** is a byte-data to be sent. The maximum value is 0xFF.

**Description:**

This function will set the data to be sent from the specified SBI channel selected by **SBIx**. It is appropriate to call the function after the transmission of the start condition, which can be done by **SBI\_GenerateI2Cstart()**, or the reception of an ACK (usually causes an SBI interrupt), to send further data required by receiver.

**Return:**

None

### 17.2.3.13 SBI\_GetReceiveData

Get data received from the specified SBI channel.

**Prototype:**

```
uint32_t  
SBI_GetReceiveData(TSB_SBI_TypeDef* SBIx);
```

**Parameters:**

**SBIx** is the specified SBI channel.

**Description:**

This function will set the data to be sent from the specified SBI channel selected by **SBIx**. It is appropriate to call the function after the transmission of the start condition, which can be done by **SBI\_GenerateI2Cstart()**, or the reception of an ACK (usually causes an SBI interrupt), to send further data required by receiver.

**Return:**

Data which has been received

### 17.2.3.14 SBI\_SetI2CFreeDataMode

Set SBI channel working in I2C free data mode.

**Prototype:**

```
void  
SBI_SetI2CFreeDataMode(TSB_SBI_TypeDef* SBIx,  
FunctionalState NewState);
```

**Parameters:**

**SBIx** is the specified SBI channel.

**NewState** specifies the state of the SBI when system is idle mode, which can be

- **ENABLE**: enables the SBI channel.
- **DISABLE**: disables the SBI channel.

**Description:**

The specified SBI channel can transfer data in free data format by calling this function.

In free data format, master device always transmits data while slave device always receives data. If the SBI is needed to shift to transfer data in normal I2C format, call **SBI\_InitI2C()**.

**Return:**

None

## 17.2.4 Data Structure Description

### 17.2.4.1 SBI\_InitI2CTTypeDef

**Data Fields:**

uint32\_t

**I2CSelfAddr** specifies self-address of the SBI channel in I2C mode, the last bit of which can not be 1 and max. 0xFE.

uint32\_t

**I2CDataLen** Specify data length of the SBI channel in I2C mode, which can be set as:

- **SBI\_I2C\_DATA\_LEN\_8**, which means that the data length number of bits per transfer is 8;
- **SBI\_I2C\_DATA\_LEN\_1**, which means that the data length number of bits per transfer is 1;
- **SBI\_I2C\_DATA\_LEN\_2**, which means that the data length number of bits per transfer is 2;
- **SBI\_I2C\_DATA\_LEN\_3**, which means that the data length number of bits per transfer is 3;
- **SBI\_I2C\_DATA\_LEN\_4**, which means that the data length number of bits per transfer is 4;

- **SBI\_I2C\_DATA\_LEN\_5**, which means that the data length number of bits per transfer is 5;
- **SBI\_I2C\_DATA\_LEN\_6**, which means that the data length number of bits per transfer is 6;
- **SBI\_I2C\_DATA\_LEN\_7**, which means that the data length number of bits per transfer is 7.

uint32\_t

**I2CCIkDiv** specifies the division of the source clock for I2C transfer, which can be set as:

- **SBI\_I2C\_CLK\_DIV\_104**, which means that the frequency of source clock for I2C transfer is quotient of fsys divided by 104;
- **SBI\_I2C\_CLK\_DIV\_136**, which means that the frequency of source clock for I2C transfer is quotient of fsys divided by 136;
- **SBI\_I2C\_CLK\_DIV\_200**, which means that the frequency of source clock for I2C transfer is quotient of fsys divided by 200;
- **SBI\_I2C\_CLK\_DIV\_328**, which means that the frequency of source clock for I2C transfer is quotient of fsys divided by 328;
- **SBI\_I2C\_CLK\_DIV\_584**, which means that the frequency of source clock for I2C transfer is quotient of fsys divided by 584;
- **SBI\_I2C\_CLK\_DIV\_1096**, which means that the frequency of source clock for I2C transfer is quotient of fsys divided by 1096;
- **SBI\_I2C\_CLK\_DIV\_2120**, which means that the frequency of source clock for I2C transfer is quotient of fsys divided by 2120.

FunctionalState

**I2CACKState** Enable or disable the generation of ACK clock, which can be one of the following values:

- **ENABLE**: enables the generation of ACK clock.
- **DISABLE**: disables the generation of ACK clock.

## 17.2.4.2 SBI\_I2CState

**Data Fields:**

uint32\_t

**All** specifies state data in I2C mode

**Bit Fields:**

uint32\_t

**LastRxBit** specifies last received bit monitor.

uint32\_t

**GeneralCall** specifies general call detected monitor.

uint32\_t

**SlaveAddrMatch** specifies slave address match monitor.

uint32\_t

**ArbitrationLost** specifies arbitration last detected monitor.

uint32\_t

**INTReq** specifies Interrupt request monitor.

uint32\_t

**BusState** specifies bus busy flag.

uint32\_t

**TRx** specifies transfer or Receive selection monitor.

uint32\_t

**MasterSlave** specifies master or slave selection monitor.

uint32\_t

**RESERVED0** Reserved

## 18. TMRB

### 18.1 Overview

TOSHIBA TMPM440 contains 20 channels of a 16-bit up-counter, two 16-bit timer registers, two 16-bit capture registers, two comparators, a capture input control, a timer flip-flop and its associated control circuit. (TMRB0 through TMRB19). Each channel can operate in the following modes:

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable square-wave output mode (PPG)
- Timer synchronous mode (capable of setting output mode for each 4ch)

The use of the capture function allows TMRBs to perform the following three measurements:

- Frequency measurement
- Pulse width measurement
- Time difference measurement

The TMRB driver APIs provide a set of functions to configure each channel, such as setting the clock division, trailingtiming and leadingtiming duration, capture timing and flip-flop function. And to control the running state of each channel such as controlling up-counter, the output of flip-flop and to indicate the status of each channel such as returning the factor of interrupt, value in capture registers and so on.

All driver APIs are contained in /Libraries/TX04\_Periph\_Driver/src/tmpm440\_tmrbc.c, with /Libraries/TX04\_Periph\_Driver/inc/tmpm440\_tmrbc.h containing the macros, data types, structures and API definitions for use by applications.

## 18.2 API Functions

### 18.2.1 Function List

- ◆ void TMRB\_Enable(TSB\_TB\_TypeDef \* **TBx**);
- ◆ void TMRB\_Disable(TSB\_TB\_TypeDef \* **TBx**);
- ◆ void TMRB\_SetRunState(TSB\_TB\_TypeDef \* **TBx**, uint32\_t **Cmd**);
- ◆ void TMRB\_Init(TSB\_TB\_TypeDef \* **TBx**, TMRB\_InitTypeDef \* **InitStruct**);
- ◆ void TMRB\_SetCaptureTiming(TSB\_TB\_TypeDef \* **TBx**, uint32\_t **CaptureTiming**);

- 
- ◆ void TMRB\_SetFlipFlop(TSB\_TB\_TypeDef \* **TBx**,  
                          TMRB\_FFOutputTypeDef \* **FFStruct**);
  - ◆ TMRB\_INTFactor TMRB\_GetINTFactor(TSB\_TB\_TypeDef \* **TBx**);
  - ◆ TMRB\_INTMask TMRB\_GetINTMask(TSB\_TB\_TypeDef \* **TBx**);
  - ◆ void TMRB\_SetINTMask(TSB\_TB\_TypeDef \* **TBx**, uint32\_t **INTMask**);
  - ◆ void TMRB\_ChangeLeadingTiming(TSB\_TB\_TypeDef \* **TBx**, uint32\_t **LeadingTiming**);
  - ◆ void TMRB\_ChangeTrailingTiming(TSB\_TB\_TypeDef \* **TBx**, uint32\_t **TrailingTiming**);
  - ◆ uint16\_t TMRB\_GetRegisterValue(TSB\_TB\_TypeDef \* **TBx**, uint8\_t **Reg**);
  - ◆ uint16\_t TMRB\_GetUpCntValue(TSB\_TB\_TypeDef \* **TBx**);
  - ◆ uint16\_t TMRB\_GetCaptureValue(TSB\_TB\_TypeDef \* **TBx**, uint8\_t **CapReg**);
  - ◆ void TMRB\_ExecuteSWCapture(TSB\_TB\_TypeDef \* **TBx**);
  - ◆ void TMRB\_SetIdleMode(TSB\_TB\_TypeDef \* **TBx**, FunctionalState **NewState**);
  - ◆ void TMRB\_SetSyncMode(TSB\_TB\_TypeDef \* **TBx**, FunctionalState **NewState**);
  - ◆ void TMRB\_SetDoubleBuf(TSB\_TB\_TypeDef \* **TBx**, FunctionalState **NewState**);
  - ◆ void TMRB\_SetExtStartTrg(TSB\_TB\_TypeDef \* **TBx**, FunctionalState **NewState**,  
                              uint8\_t **TrgMode**);
  - ◆ void TMRB\_SetClkInCoreHalt(TSB\_TB\_TypeDef \* **TBx**, uint8\_t **ClkState**);
  - ◆ void TMRB\_SetExtInput(TSB\_TB\_TypeDef \* **TBx**);
  - ◆ void TMRB\_SetDMAReq(TSB\_TB\_TypeDef \* **TBx**, FunctionalState **NewState**,  
                              uint8\_t **DMAReq**);

## 18.2.2 Detailed Description

Functions listed above can be divided into four parts:

- 1) Configure and control the common functions of each TMRB channel are handled by TMRB\_Enable(), TMRB\_Disable(), TMRB\_Init(), TMRB\_SetRunState(), TMRB\_ChangeLeadingTiming() and TMRB\_ChangeTrailingTiming().
- 2) Capture function of each TMRB channel is handled by TMRB\_SetCaptureTiming(), and TMRB\_ExecuteSWCapture().
- 3) The status indication of each TMRB channel is handled by TMRB\_GetINTFactor(), TMRB\_GetINTMask(), TMRB\_GetRegisterValue(), TMRB\_GetUpCntValue() and TMRB\_GetCaptureValue().
- 4) TMRB\_SetFlipFlop(), TMRB\_SetINTMask(), TMRB\_SetIdleMode(), TMRB\_SetSyncMode(), TMRB\_SetDoubleBuf(), TMRB\_SetExtStartTrg() and TMRB\_SetClkInCoreHalt(), TMRB\_SetExtInput(), TMRB\_SetDMAReq() handle other specified functions.

## 18.2.3 Function Documentation

**Note:** in all of the following APIs, unless otherwise specified, the parameter:

“TSB\_TB\_TypeDef\* **TBx**” can be one of the following values:

**TSB\_TB0**,    **TSB\_TB1**,    **TSB\_TB2**,    **TSB\_TB3**,    **TSB\_TB4**,  
**TSB\_TB5**,    **TSB\_TB6**,    **TSB\_TB7**,    **TSB\_TB8**,    **TSB\_TB9**,

**TSB\_TB10, TSB\_TB11, TSB\_TB12, TSB\_TB13, TSB\_TB14,  
TSB\_TB15, TSB\_TB16, TSB\_TB17, TSB\_TB18, TSB\_TB19.**

### **18.2.3.1 TMRB\_Enable**

Enable the specified TMRB channel.

**Prototype:**

void

TMRB\_Enable(TSB\_TB\_TypeDef\* **TBx**)

**Parameters:**

**TBx** is the specified TMRB channel.

**Description:**

This function will enable the specified TMRB channel selected by **TBx**.

**Return:**

None

### **18.2.3.2 TMRB\_Disable**

Disable the specified TMRB channel.

**Prototype:**

void

TMRB\_Disable(TSB\_TB\_TypeDef\* **TBx**)

**Parameters:**

**TBx** is the specified TMRB channel.

**Description:**

This function will disable the specified TMRB channel selected by **TBx**.

**Return:**

None

### **18.2.3.3 TMRB\_SetRunState**

Start or stop counter of the specified TB channel.

**Prototype:**

void

---

```
TMRB_SetRunState(TSB_TB_TypeDef* TBx,  
                  uint32_t Cmd)
```

**Parameters:**

**TBx** is the specified TMRB channel.

**Cmd** sets the state of up-counter, which can be:

- **TMRB\_RUN**: starting counting
- **TMRB\_STOP**: stopping counting

**Description:**

The up-counter of the specified TMRB channel starts counting if **Cmd** is **TMRB\_RUN** and up-counter stops counting and the value in up-counter register is clear if **Cmd** is **TMRB\_STOP**.

**Return:**

None

#### 18.2.3.4 TMRB\_Init

Initialize the specified TMRB channel.

**Prototype:**

```
void  
TMRB_Init(TSB_TB_TypeDef* TBx,  
          TMRB_InitTypeDef* InitStruct)
```

**Parameters:**

**TBx** is the specified TMRB channel.

**InitStruct** is the structure containing basic TMRB configuration including count mode, source clock division, leadingtiming value, trailingtiming value and up-counter work mode (refer to “Data Structure Description” for details).

**Description:**

This function will initialize and configure the count mode, clock division, up-counter setting, trailingtiming and leadingtiming duration for the specified TMRB channel selected by **TBx**.

**Return:**

None

#### 18.2.3.5 TMRB\_SetCaptureTiming

Configure the capture timing.

**Prototype:**

```
void  
TMRB_SetCaptureTiming(TSB_TB_TypeDef* TBx,  
                      uint32_t CaptureTiming)
```

**Parameters:**

**TBx** is the specified TMRB channel.  
**TSB\_TB7**, **TSB\_TB8**, **TSB\_TB9**, **TSB\_TB10**, **TSB\_TB11**,  
**TSB\_TB12**, **TSB\_TB13**, **TSB\_TB14**, **TSB\_TB15**, **TSB\_TB16**,  
**TSB\_TB17**, **TSB\_TB18**, **TSB\_TB19**.

**CaptureTiming** specifies TMRB capture timing, which can be

- **TMRB\_DISABLE\_CAPTURE**: Disable the capture function of the specified TMRB channel.
- **TMRB\_CAPTURE\_IN\_RISING**: Takes count values into capture register 0 (TBxCPO) upon rising of TBxIN pin input.
- **TMRB\_CAPTURE\_IN\_RISING\_FALLING**: Takes count values into capture register 0 (TBxCPO) upon rising of TBxIN pin input and takes count values into capture register 1 (TBxCP1) upon falling of TBxIN pin input.
- **TMRB\_CAPTURE\_OUTPUT\_EDGE**: Takes count values into capture register 0 (TBxCPO) upon rising of TBxOUT pin input and takes count values into capture register 1 (TBxCP1) upon falling of TBxOUT pin input.

**Description:**

If **CaptureTiming** is set as **TMRB\_CAPTURE\_IN\_RISING**, then at the time of the rising edge of input port TBxIN, the value in up-counter will be captured and saved into capture register0 (TBxCPO) of the TMRB channel.

If **CaptureTiming** is set as **TMRB\_CAPTURE\_IN\_RISING\_FALLING**, then at the time of the rising edge of input port TBxIN, the value in up-counter will be captured and saved into capture register0 (TBxCPO) of the TMRB channel. And the value in up-counter will be captured and saved into capture register1 (TBxCP1) upon falling of TBxIN pin input.

If **CaptureTiming** is set as **TMRB\_CAPTURE\_OUTPUT\_EDGE**, then at the time of the rising edge of port TBxOUT pin, the value in up-counter will be captured and saved into capture register0 (TBxCPO) of the TMRB channel. And the value in up-counter will be captured and saved into capture register1 (TBxCP1) upon falling of TBxOUT pin input.

The flip-flop output of TMRB7, TMRB8 and TMRB9 can be used as the capture trigger of other channels.

**TMRB0~4: TB8OUT**

**TMRB5~8: TB9OUT**  
**TMRB10~14: TB18OUT**  
**TMRB15~18: TB19OUT**

**Return:**

None

#### **18.2.3.6 TMRB\_SetFlipFlop**

Configure the flip-flop function of the specified TMRB channel.

**Prototype:**

void

TMRB\_SetFlipFlop(TSB\_TB\_TypeDef\* **TBx**,  
                         TMRB\_FFOutputTypeDef\* **FFStruct**)

**Parameters:**

**TBx** is the specified TMRB channel.

**FFStruct** is the structure containing TMRB flip-flop function configuration including flip-flop output level and flip-flop-reverse trigger (refer to “Data Structure Description” for details).

**Description:**

This function will set the timing of changing the flip-flop output of the specified TMRB channel. Also the level of the output can be controlled by this API.

**Return:**

None

#### **18.2.3.7 TMRB\_GetINTFactor**

Indicate what causes the interrupt.

**Prototype:**

TMRB\_INTFactor

TMRB\_GetINTFactor(TSB\_TB\_TypeDef\* **TBx**)

**Parameters:**

**TBx** is the specified TMRB channel.

**Description:**

This function should be used in ISR to indicate the factor of interrupt. Bit of **MatchLeadingTiming** indicates if the up-counter matches with leadingtiming value, Bit of **MatchTrailingTiming** Indicates if the up-counter matches with trailingtiming value, and bit of **Overflow** indicates if overflow had occurred before the interrupt.

**Return:**

TMRB Interrupt factor. Each bit has the following meaning:

**MatchLeadingTiming**(Bit0): a match with the leadingtiming value is detected

**MatchTrailingTiming**(Bit1): a match with the trailingtiming value is detected

**OverFlow**(Bit2): an up-counter is overflow

**Note:**

It is recommended to use the following method to process different interrupt factor

```
TMRB_INTFactor factor = TMRB_GetINTFactor(TSB_TB0);
if (factor.Bit.MatchLeadingTiming) {
    // Do A
}

if (factor.Bit.MatchTrailingTiming) {
    // Do B
}

if (factor.Bit.OverFlow) {
    // Do C
}
```

### 18.2.3.8 TMRB\_GetINTMask

Get the factor of interrupt mask of the specified TMRB channel.

**Prototype:**

TMRB\_INTMask

TMRB\_GetINTMask (TSB\_TB\_TypeDef\* **TBx**)

**Parameters:**

**TBx** is the specified TMRB channel.

**Description:**

This function is used to get the factor of interrupt mask of the specified TMRB channel.

**Return:**

TMRB Interrupt factor be masked. Each bit has the following meaning:

- 
- **TMRB\_MASK\_MATCH\_TRAILINGTIMING\_INT**: Mask the interrupt the factor of which is that the value in up-counter and trailingtiming are match.
  - **TMRB\_MASK\_MATCH.LEADINGTIMING\_INT**: Mask the interrupt the factor of which is that the value in up-counter and leadingtiming are match.
  - **TMRB\_MASK\_OVERFLOW\_INT**: Mask the interrupt the factor of which is the occurrence of overflow.
  - **TMRB\_NO\_INT\_MASK**: Unmask the interrupt.

### 18.2.3.9 TMRB\_SetINTMask

Mask the specified TMRB interrupt.

**Prototype:**

```
void  
TMRB_SetINTMask(TSB_TB_TypeDef* TBx,  
                  uint32_t INTMask)
```

**Parameters:**

**TBx** is the specified TMRB channel.

**INTMask** specifies the interrupt to be masked, which can be

- **TMRB\_MASK\_MATCH\_TRAILINGTIMING\_INT**: Mask the interrupt the factor of which is that the value in up-counter and trailingtiming are match.
- **TMRB\_MASK\_MATCH.LEADINGTIMING\_INT**: Mask the interrupt the factor of which is that the value in up-counter and leadingtiming are match.
- **TMRB\_MASK\_OVERFLOW\_INT**: Mask the interrupt the factor of which is the occurrence of overflow.
- **TMRB\_NO\_INT\_MASK**: Unmask the interrupt.

**Description:**

If **TMRB\_MASK\_MATCH\_TRAILINGTIMING\_INT** is selected, the interrupt of the specified TMRB channel will not happen when the value in up-counter and trailingtiming are match.

If **TMRB\_MASK\_MATCH.LEADINGTIMING\_INT** is selected, the interrupt of the specified TMRB channel will not happen when the value in up-counter and leadingtiming are match.

If **TMRB\_MASK\_OVERFLOW\_INT** is selected, the interrupt of the specified TMRB channel will not happen even if there is an occurrence of overflow.

If **TMRB\_NO\_INT\_MASK** is selected, all interrupt masks will be cleared.

**Return:**

None

### 18.2.3.10 TMRB\_ChangeLeadingTiming

Change the value of leadingtiming for the specified channel.

**Prototype:**

void

TMRB\_ChangeLeadingTiming(TSB\_TB\_TypeDef\* **TBx**,  
                          uint32\_t **LeadingTiming**)

**Parameters:**

**TBx** is the specified TMRB channel.

**LeadingTiming** specifies the value of leadingtiming, max. is 0xFFFF.

**Description:**

This function will specify the absolute value of leading timing for the specified TMRB. The actual interval of leadingtiming depends on the configuration of CG and the value of **ClikDiv** (refer to “Data Structure Description” for details).

**Return:**

None

**Note:**

**LeadingTiming** can not exceed **TrailingTiming**.

### 18.2.3.11 TMRB\_ChangeTrailingTiming

Change the value of trailingtiming for the specified channel.

**Prototype:**

void

TMRB\_ChangeTrailingTiming(TSB\_TB\_TypeDef\* **TBx**,  
                          uint32\_t **TrailingTiming**)

**Parameters:**

**TBx** is the specified TMRB channel.

**TrailingTiming** specifies the value of TrailingTiming, max. is 0xFFFF.

**Description:**

This function will specify the absolute value of trailing timing for the specified TMRB. The actual interval of trailingtiming depends on the configuration of CG and the value of **ClikDiv** (refer to “Data Structure Description” for details).

**Return:**

None

**Note:**

*TrailingTiming* must be not smaller than *LeadingTiming*. And the value of TBxRG0/1 must be set as TBxRG0 < TBxRG1 in PPG mode.

### 18.2.3.12 TMRB\_GetRegisterValue

Get register value of the specified TMRB channel.

**Prototype:**

```
uint16_t  
TMRB_GetRegisterValue(TSB_TB_TypeDef* TBx,  
                      uint8_t Reg)
```

**Parameters:**

**TBx** is the specified TMRB channel.

**Reg** is used to choose to return the value of register0 or to return the value of register1, which can be one of the following,

- **TMRB\_Reg\_0**: specifying register0.
- **TMRB\_Reg\_1**: specifying register1.

**Description:**

This function will return the value in register of the specified TMRB channel.

**Return:**

The value of register

### 18.2.3.13 TMRB\_GetUpCntValue

Get up-counter value of the specified TMRB channel.

**Prototype:**

```
uint16_t  
TMRB_GetUpCntValue(TSB_TB_TypeDef* TBx)
```

**Parameters:**

**TBx** is the specified TMRB channel.

**Description:**

This function will return the value in up-counter of the specified TMRB channel.

**Return:**

The value of up-counter

#### **18.2.3.14 TMRB\_GetCaptureValue**

Get the value of capture register0 or capture register1 of the specified TMRB channel.

**Prototype:**

```
uint16_t  
TMRB_GetCaptureValue(TSB_TB_TypeDef* TBx,  
                      uint8_t CapReg)
```

**Parameters:**

**TBx** is the specified TMRB channel.

**TSB\_TB7**, **TSB\_TB8**, **TSB\_TB9**, **TSB\_TB10**, **TSB\_TB11**,  
**TSB\_TB12**, **TSB\_TB13**, **TSB\_TB14**, **TSB\_TB15**, **TSB\_TB16**,  
**TSB\_TB17**, **TSB\_TB18**, **TSB\_TB19**.

**CapReg** is used to choose to return the value of capture register0 or to return the value of capture register1, which can be one of the following,

- **TMRB\_CAPTURE\_0**: specifying capture register0.
- **TMRB\_CAPTURE\_1**: specifying capture register1.

**Description:**

This function will return the value of capture register0 of the specified TMRB channel if **CapReg** is **TMRB\_CAPTURE\_0**, and will return the value of capture register1 of the specified TMRB channel if **CapReg** is **TMRB\_CAPTURE\_1**.

**Return:**

The captured value

#### **18.2.3.15 TMRB\_ExecuteSWCapture**

Capture counter by software and take them into capture register 0 of the specified TMRB channel.

**Prototype:**

```
void  
TMRB_ExecuteSWCapture(TSB_TB_TypeDef* TBx)
```

**Parameters:**

***TBx*** is the specified TMRB channel.  
**TSB\_TB7, TSB\_TB8, TSB\_TB9, TSB\_TB10, TSB\_TB11,**  
**TSB\_TB12, TSB\_TB13, TSB\_TB14, TSB\_TB15, TSB\_TB16,**  
**TSB\_TB17, TSB\_TB18, TSB\_TB19.**

**Description:**

This function will capture the up-counter of the specified TMRB channel by software and take the value into the capture register0.

**Return:**

None

### 18.2.3.16 TMRB\_SetIdleMode

Enable or disable the specified TMRB channel when system is in idle mode.

**Prototype:**

void

TMRB\_SetIdleMode(TSB\_TB\_TypeDef\* ***TBx***,  
FunctionalState **NewState**)

**Parameters:**

***TBx*** is the specified TMRB channel.

**NewState** specifies the state of the TMRB when system is idle mode, which can be

- **ENABLE**: enables the TMRB channel,
- **DISABLE**: disables the TMRB channel.

**Description:**

The specified TMRB channel can still be running if **NewState** is **ENABLE** even if system enters idle mode. **DISABLE** can stop the running TMRB if system enters idle mode.

**Return:**

None

### 18.2.3.17 TMRB\_SetSyncMode

Enable or disable the synchronous mode of specified TMRB channel.

**Prototype:**

void

TMRB\_SetSyncMode(TSB\_TB\_TypeDef\* ***TBx***,  
FunctionalState **NewState**)

**Parameters:**

***TBx*** is the specified TMRB channel, which can be

**TSB\_TB0, TSB\_TB1, TSB\_TB2, TSB\_TB3, TSB\_TB4,**  
**TSB\_TB5, TSB\_TB6, TSB\_TB7, TSB\_TB8, TSB\_TB10,**  
**TSB\_TB11, TSB\_TB12, TSB\_TB13, TSB\_TB14, TSB\_TB15,**  
**TSB\_TB16, TSB\_TB17.**

**NewState** specifies the state of the synchronous mode of the TMRB, which can be

- **ENABLE:** enables the synchronous mode,
- **DISABLE:** disables the synchronous mode.

**Description:**

If the synchronous mode is enabled for TMRB0 through TMRB3, their start timing is synchronized with TMRB0. If the synchronous mode is enabled for TMRB4 through TMRB7, their start timing is synchronized with TMRB4. If the synchronous mode is enabled for TMRB10 through TMRB13, their start timing is synchronized with TMRB10. If the synchronous mode is enabled for TMRB14 through TMRB17, their start timing is synchronized with TMRB14.

**Return:**

None

**Note:**

TMRB0 through TMRB3, TMRB4through TMRB7, TMRB10 through TMRB13, TMRB14through TMRB17 must start counting by calling **TMRB\_SetRunState()** before TMRB0, TMRB4, TMRB14, TMRB17start counting, so that start timing can be synchronized.

### 18.2.3.18 TMRB\_SetDoubleBuf

Enable or disable double buffering for the specified TMRB channel.

**Prototype:**

void

**TMRB\_SetDoubleBuf(TSB\_TB\_TypeDef\* *TBx*,**  
**FunctionalState *NewState*)**

**Parameters:**

***TBx*** is the specified TMRB channel.

**NewState** specifies the state of double buffering of the TMRB, which can be

- **ENABLE:** enables double buffering,
- **DISABLE:** disables double buffering.

**Description:**

This function will enable or disable double buffering for the specified TMRB channel.

**Return:**

None

**18.2.3.19 TMRB\_SetExtStartTrg**

Enable or disable external trigger TBxIN to start count and set the active edge.

**Prototype:**

void

```
TMRB_SetExtStartTrg (TSB_TB_TypeDef* TBx,  
                      FunctionalState NewState,  
                      uint8_t TrgMode)
```

**Parameters:**

**TBx** is the specified TMRB channel.

**NewState** specifies the state external trigger, which can be

- **ENABLE:** use external trigger signal,
- **DISABLE:** use software start.

**TrgMode** specifies active edge of the external trigger signal., which can be

- **TMRB\_TRG\_EDGE\_RISING:** Select rising edge of external trigger.
- **TMRB\_TRG\_EDGE\_FALLING:** Select falling edge of external trigger.

**Description:**

This function will enable or disable external trigger to start count and set the active edge.

**Return:**

None

**18.2.3.20 TMRB\_SetClkInCoreHalt**

Enable or disable clock operation in Core HALT during debug mode.

**Prototype:**

void

```
TMRB_SetClkInCoreHalt (TSB_TB_TypeDef* TBx,  
                        uint8_t ClkState)
```

**Parameters:**

***TBx*** is the specified TMRB channel.

***ClkState*** specifies timer state in HALT mode, which can be

- **TMRB\_RUNNING\_IN\_CORE\_HALT**: clock not stops in Core HALT
- **TMRB\_STOP\_IN\_CORE\_HALT**: clock stops in Core HALT.

**Description:**

This function will set enable or disable clock operation in Core HALT during debug mode.

**Return:**

None

### 18.2.3.21 TMRB\_SetExtInput

Set the external input source

**Prototype:**

void

TMRB\_SetExtInput (TSB\_TB\_TypeDef\* ***TBx***)

**Parameters:**

***TBx*** is the specified TMRB channel.

**Description:**

This function will set TBxIN0/1 as the external input for the specified TMRB channel.

**Return:**

None

### 18.2.3.22 TMRB\_SetDMAReq

Enable or disable the selected DMA request for a TMRB channel.

**Prototype:**

void

TMRB\_SetExtStartTrg (TSB\_TB\_TypeDef\* ***TBx***,  
                         FunctionalState ***NewState***,  
                          uint8\_t ***DMAReq***)

**Parameters:**

*TBx* is the specified TMRB channel.

**NewState** enable or disable the DMA request, which can be

- **ENABLE**: enable the DMA request,
- **DISABLE**: disable the DMA request.

**DMAReq** specifies DMA request of the external inputs, which can be

- **TMRB\_DMA\_REQ\_CMP\_MATCH**: Select DMA request : compare match.
- **TMRB\_DMA\_REQ\_CAPTURE\_1**: Select DMA request : input capture1.
- **TMRB\_DMA\_REQ\_CAPTURE\_0**: Select DMA request : input capture0.

**Description:**

This function will enable or disable the selected DMA request for the specified TMRB channel.

**Return:**

None

**Note:**

When mask configuration by TBxIM register is valid, DMA request does not issue even if it is enabled.

## 18.2.4 Data Structure Description

### 18.2.4.1 TMRB\_InitTypeDef

#### Data Fields:

uint32\_t

**Mode** selects TMRB working mode between **TMRB\_INTERVAL\_TIMER** (internal interval timer mode) and **TMRB\_EVENT\_CNT** (external event counter).

uint32\_t

**CkDiv** specifies the division of the source clock for the internal interval timer, which can be set as:

- **TMRB\_CLK\_DIV\_2**, which means that the frequency of source clock for internal interval timer is quotient of fperiph divided by 2;
- **TMRB\_CLK\_DIV\_8**, which means that the frequency of source clock for internal interval timer is quotient of fperiph divided by 8;
- **TMRB\_CLK\_DIV\_32**, which means that the frequency of source clock for internal interval timer is quotient of fperiph divided by 32.
- **TMRB\_CLK\_DIV\_64**, which means that the frequency of source clock for internal interval timer is quotient of fperiph divided by 64;
- **TMRB\_CLK\_DIV\_128**, which means that the frequency of source clock for internal interval timer is quotient of fperiph divided by 128.
- **TMRB\_CLK\_DIV\_256**, which means that the frequency of source clock for internal interval timer is quotient of fperiph divided by 256;
- **TMRB\_CLK\_DIV\_512**, which means that the frequency of source clock for internal interval timer is quotient of fperiph divided by 512

uint32\_t

**TrailingTiming** specifies the trailing timing value to be written into TBnRG1, max. 0xFFFF.

uint32\_t

**UpCntCtrl** selects up-counter work mode, which can be set as:

- **TMRB\_FREE\_RUN**, which means that the up-counter will not stop counting even when the value in it is match with trailingtiming, until it reaches 0xFFFF, then it will be cleared and starting counting from 0,
- **TMRB\_AUTO\_CLEAR**, which means that the up-counter will restart counting from 0 immediately when the value in up-counter matches **TrailingTiming**.

uint32\_t

**LeadingTiming** specifies the leading timing value to be written into TBnRG0, max. 0xFFFF, and it can not be set larger than **TrailingTiming**.

#### 18.2.4.2 TMRB\_FFOutputTypeDef

##### Data Fields:

uint32\_t

**FlipflopCtrl** selects the level of flip-flop output which can be

- **TMRB\_FLIPFLOP\_INVERT**: setting output reversed by using software.
- **TMRB\_FLIPFLOP\_SET**: setting output to be high level.
- **TMRB\_FLIPFLOP\_CLEAR**: setting output to be low level.

uint32\_t

**FlipflopReverseTrg** specifies the reverse trigger of the flip-flop output, which can be set as:

- **TMRB\_DISALBE\_FLIPFLOP**, which disables the flip-flop output reverse trigger,
- **TMRB\_FLIPFLOP\_TAKE\_CATPURE\_0**, which means that the reversing flip-flop output will be triggered when the up-counter value is taken into capture register 0,
- **TMRB\_FLIPFLOP\_TAKE\_CATPURE\_1**, which means that the reversing flip-flop output will be triggered when the up-counter value is taken into capture register 1,
- **TMRB\_FLIPFLOP\_MATCH\_TRAILINGTIMING**, which means that the reversing flip-flop output will be triggered when the up-counter matches the trailingtiming,
- **TMRB\_FLIPFLOP\_MATCH.LEADINGTIMING**, which means that the reversing flip-flop output will be triggered when the up-counter matches the leadingtiming.

#### 18.2.4.3 TMRB\_INTFactor

##### Data Fields:

uint32\_t

**All**: TMRB interrupt factor.

##### Bit

uint32\_t

**MatchLeadingTiming**: 1 a match with the leadingtiming value is detected

uint32\_t

**MatchTrailingTiming** : 1 a match with the trailingtiming value is detected

uint32\_t

**OverFlow** : 1 an up-counter is overflow

uint32\_t

**Reserverd** : 29 -

#### 18.2.4.4 TMRB\_INTMask

##### Data Fields:

uint32\_t

**All**: TMRB interrupt factor be masked.

##### Bit

uint32\_t

**MatchLeadingTimingMask**: 1 a match with the leadingtiming value interrupt is masked.

uint32\_t

**MatchTrailingTimingMask**: 1 a match with the trailingtiming value interrupt is masked.

uint32\_t

**OverFlowMask**: 1 an up-counter is overflow interrupt is masked.

uint32\_t

**Reserverd**: 29

## 19. TMRC

### 19.1 Overview

TOSHIBA M440 has 1 channel TMRC. The timer contains a 1 channel of 32-bit time base timer (TCT), 4 channels of 32-bit input capture register(TCCAP0 to 3) and 8 channels of 32-bit compare register (TCCMP0 to 7).

All driver APIs are contained in /Libraries/TX04\_Periph\_Driver/src/tmpm440\_tmrc.c, with /Libraries/TX04\_Periph\_Driver/inc/tmpm440\_tmrc.c containing the macros, data types, structures and API definitions for use by applications.

## 19.2 API Functions

### 19.2.1 Function List

- ◆ void TMRC\_Enable(TSB\_TC\_TypeDef \* **TCx**);
- ◆ void TMRC\_Disable(TSB\_TC\_TypeDef \* **TCx**);
- ◆ void TMRC\_SetRunState(TSB\_TC\_TypeDef \* **TCx**, uint32\_t **Cmd**);
- ◆ void TMRC\_SetIdleMode(TSB\_TC\_TypeDef \* **TCx**, FunctionalState **NewState**);
- ◆ void TMRC\_ExecuteSWCapture(TSB\_TC\_TypeDef \* **TCx**);
- ◆ void TMRC\_SetSrcClk(TSB\_TC\_TypeDef \* **TCx**, uint32\_t **ClkDiv**);
- ◆ void TMRC\_SetNoiseFilter(TSB\_TC\_TypeDef \* **TCx**, TMRC\_NoiseFilter **NosFlt**);
- ◆ uint32\_t TMRC\_GetSWCaptureValue(TSB\_TC\_TypeDef \* **TCx**);
- ◆ uint32\_t TMRC\_GetReadCaptureValue(TSB\_TC\_TypeDef \* **TCx**);
- ◆ void TMRC\_CMPRegConfig(TSB\_TC\_TypeDef \* **TCx**, TMRC\_CMPConfigTypeDef \* **CMPConfigStruct**);
- ◆ void TMRC\_SetCMPRegValue(TSB\_TC\_TypeDef \* **TCx**, TMRC\_CMPReg **CMPRegNum**, uint32\_t **CmpRegVal**);
- ◆ uint32\_t TMRC\_GetCMPRegValue(TSB\_TC\_TypeDef \* **TCx**, TMRC\_CMPReg **CMPRegNum**);
- ◆ void TMRC\_CAPRegConfig(TSB\_TC\_TypeDef \* **TCx**, TMRC\_CAPConfigTypeDef \* **CAPConfigStruct**);
- ◆ uint32\_t TMRC\_GetCntCaptureValue(TSB\_TC\_TypeDef \* **TCx**, TMRC\_CAPReg **CAPRegNum**);

### 19.2.2 Detailed Description

Functions listed above can be divided into four parts:

- 1) Configure and control the common functions of each TMRC channel are handled by TMRC\_Enable(), TMRC\_Disable(), TMRC\_SetRunState(), TMRC\_CAPRegConfig(), TMRC\_CMPRegConfig().
- 2) Capture function of each TMRC channel is handled by TMRC\_ExecuteSWCapture().
- 3) The status indication of each TMRC channel is handled by TMRC\_GetCntCaptureValue(), TMRC\_GetReadCaptureValue(), and TMRC\_GetSWCaptureValue(), TMRC\_SetCMPRegValue(), TMRC\_GetCMPRegValue().
- 4) TMRC\_SetIdleMode(), TMRC\_SetNoiseFilter(), TMRC\_SetSrcClk(), handle other specified functions.

### 19.2.3 Function Documentation

**Note:** in all of the following APIs, unless otherwise specified, the parameter:

“TSB\_TC\_TypeDef\* **TCx**” can be one of the following values:

**TSB\_TC.**

#### 19.2.3.1 TMRC\_Enable

Enable the specified TMRC channel.

**Prototype:**

void

TMRC\_Enable(TSB\_TC\_TypeDef\* **TCx**)

**Parameters:**

**TCx** is the specified TMRC channel.

**Description:**

This function will enable the specified TMRC channel selected by **TCx**.

**Return:**

None

#### 19.2.3.2 TMRC\_Disable

Disable the specified TMRC channel.

**Prototype:**

void

TMRC\_Disable(TSB\_TC\_TypeDef\* **TCx**)

**Parameters:**

**TCx** is the specified TMRC channel.

**Description:**

This function will disable the specified TMRC channel selected by **TCx**.

**Return:**

None

### 19.2.3.3 TMRC\_SetRunState

Start or stop counter of the specified TC channel.

**Prototype:**

void

```
TMRC_SetRunState(TSB_TC_TypeDef* TCx,  
                  uint32_t Cmd)
```

**Parameters:**

**TCx** is the specified TMRC channel.

**Cmd** sets the state of up-counter, which can be:

- **TMRC\_RUN**: starting counting
- **TMRC\_STOP**: stopping counting

**Description:**

The up-counter of the specified TMRC channel starts counting if **Cmd** is **TMRC\_RUN** and up-counter stops counting and the value in up-counter register is clear if **Cmd** is **TMRC\_STOP**.

**Return:**

None

### 19.2.3.4 TMRC\_SetIdleMode

Enable or disable the specified TMRC channel when system is in idle mode.

**Prototype:**

void

```
TMRC_SetIdleMode(TSB_TC_TypeDef* TCx,  
                  FunctionalState NewState)
```

**Parameters:**

**TCx** is the specified TMRC channel.

**NewState** specifies the state of the TMRC when system is idle mode, which can be

- **ENABLE:** enables the TMRC channel,
- **DISABLE:** disables the TMRC channel.

**Description:**

The specified TMRC channel can still be running if **NewState** is **ENABLE** even if system enters idle mode. **DISABLE** can stop the running TMRC if system enters idle mode.

**Return:**

None

### 19.2.3.5 TMRC\_ExecuteSWCapture

Capture counter by software and take them into capture register 0 of the specified TMRC channel.

**Prototype:**

void

TMRC\_ExecuteSWCapture(TSB\_TC\_TypeDef\* **TCx**)

**Parameters:**

**TCx** is the specified TMRC channel.

**Description:**

This function will capture the up-counter of the specified TMRC channel by software and take the value into the capture register0.

**Return:**

None

### 19.2.3.6 TMRC\_SetSrcClk

TBT source clock selection.

**Prototype:**

void

TMRC\_SetSrcClk (TSB\_TC\_TypeDef\* **TCx**,  
                  uint32\_t **ClkDiv**)

**Parameters:**

**TCx** is the specified TMRC channel.

**ClkDiv** Source clock. which can be

- **TMRC\_CLK\_DIV\_4:** source clock for timer is prescaler clock divided by 4;

- 
- **TMRC\_CLK\_DIV\_8:** source clock for timer is prescaler clock divided by 8;
  - **TMRC\_CLK\_DIV\_16:** source clock for timer is prescaler clock divided by 16;
  - **TMRC\_CLK\_DIV\_32:** source clock for timer is prescaler clock divided by 32;
  - **TMRC\_CLK\_DIV\_64:** source clock for timer is prescaler clock divided by 64;
  - **TMRC\_CLK\_DIV\_128:** source clock for timer is prescaler clock divided by 128;
  - **TMRC\_CLK\_DIV\_256:** source clock for timer is prescaler clock divided by 256;
  - **TMRC\_CLK\_DIV\_512:** source clock for timer is prescaler clock divided by 512;
  - **TMRC\_CLK\_TCTBT\_IN:** TCTBTIN pin input

**Description:**

TBT source clock selection.

**Return:**

None

### 19.2.3.7 TMRC\_SetNoiseFilter

TCTBTIN input noise filter.

**Prototype:**

void

TMRC\_SetNoiseFilter (TSB\_TC\_TypeDef\* *TCx*,  
                          TMRC\_NoiseFilter *NosFlt*)

**Parameters:**

*TCx* is the specified TMRC channel.

*NosFlt* specifies TMRC capture timing, which can be

- **TMRC\_FILTER:** Have noise filter.
- **TMRC\_NOFILTER:** No noise filter

**Description:**

TCTBTIN input noise filter selection.

**Return:**

None

### 19.2.3.8 TMRC\_GetSWCaptureValue

Get TMRC capture value.

**Prototype:**

uint32\_t

TMRC\_GetSWCaptureValue (TSB\_TC\_TypeDef\* **TCx**)

**Parameters:**

**TCx** is the specified TMRC channel.

**Description:**

Get TMRC capture value.

**Return:**

TMRC capture value

### 19.2.3.9 TMRC\_GetReadCaptureValue

Get TMRC read capture value.

**Prototype:**

uint32\_t

TMRC\_GetReadCaptureValue (TSB\_TC\_TypeDef\* **TCx**)

**Parameters:**

**TCx** is the specified TMRC channel.

**Description:**

Get TMRC read capture value.

**Return:**

TMRC read capture value

### 19.2.3.10 TMRC\_CMPRegConfig

Mask the specified TMRC interrupt.

**Prototype:**

void

TMRC\_CMPRegConfig (TSB\_TC\_TypeDef\* **TCx**,  
                          TMRC\_CMPConfigTypeDef **CMPConfigStruct**)

**Parameters:**

**TCx** is the specified TMRC channel.

**CMPConfigStruct** The structure containing basic compare control register configuration, (refer to “Data Structure Description” for details).

**Description:**

Compare control register configuration.

**Return:**

None

**19.2.3.11 TMRC\_SetCMPRegValue**

Set the value for comparing the counter.

**Prototype:**

void

```
TMRC_SetCMPRegValue (TSB_TC_TypeDef* TCx,  
                      TMRC_CMPReg CMPRegNum,  
                      uint32_t CMPRegVal)
```

**Parameters:**

**TCx** is the specified TMRC channel.

**CMPRegNum**.

- **TMRC\_CMP\_0** : Compare register 0.
- **TMRC\_CMP\_1** : Compare register 1.
- **TMRC\_CMP\_2**: Compare register 2.
- **TMRC\_CMP\_3**: Compare register 3.
- **TMRC\_CMP\_4**: Compare register 4.
- **TMRC\_CMP\_5**: Compare register 5.
- **TMRC\_CMP\_6**: Compare register 6.
- **TMRC\_CMP\_7**: Compare register 7.

**CMPRegVal** specifies the value of duty, max. is 0xFFFFFFFF

**Description:**

Set the value for comparing the counter.

**Return:**

None

**19.2.3.12 TMRC\_GetCMPRegValue**

Get the value for comparing the counter.

**Prototype:**

uint32\_t

---

TMRC\_GetCMPRegValue (TSB\_TC\_TypeDef\* **TCx**,  
                          TMRC\_CMPReg **CMPRegNum**)

**Parameters:**

**TCx** is the specified TMRC channel.  
**CMPRegNum**.

- **TMRC\_CMP\_0** : Compare register 0.
- **TMRC\_CMP\_1** : Compare register 1.
- **TMRC\_CMP\_2**: Compare register 2.
- **TMRC\_CMP\_3**: Compare register 3.
- **TMRC\_CMP\_4**: Compare register 4.
- **TMRC\_CMP\_5**: Compare register 5.
- **TMRC\_CMP\_6**: Compare register 6.
- **TMRC\_CMP\_7**: Compare register 7.

**Description:**

Get the value for comparing the counter.

**Return:**

The value for comparing the counter

### 19.2.3.13 TMRC\_CapRegConfig

Mask the specified TMRC interrupt.

**Prototype:**

void

TMRC\_CapRegConfig (TSB\_TC\_TypeDef\* **TCx**,  
                          TMRC\_CapConfigTypeDef **CAPConfigStruct**)

**Parameters:**

**TCx** is the specified TMRC channel.

**CAPConfigStruct** The structure containing basic capture control register configuration, (refer to “Data Structure Description” for details).

**Description:**

Capture control register configuration.

**Return:**

None

### 19.2.3.14 TMRC\_GetCntCaptureValue

Get TMRC counter captured value.

**Prototype:**

```
uint32_t  
TMRC_GetCntCaptureValue (TSB_TC_TypeDef* TCx,  
                         TMRC_CAPReg CAPRegNum)
```

**Parameters:**

**TCx** is the specified TMRC channel.

**CAPRegNum**.

- **TMRC\_CAP\_0** : Capture register 0.
- **TMRC\_CAP\_1** : Capture register 1.
- **TMRC\_CAP\_2**: Capture register 2.
- **TMRC\_CAP\_3**: Capture register 3.

**Description:**

Get TMRC counter captured value.

**Return:**

TMRC counter captured value.

## 19.2.4 Data Structure Description

### 19.2.4.1 TMRC\_CMPConfigTypeDef

**Data Fields:**

uint32\_t

**TMRC\_CMPReg** Compare register number, which can be set as:

- **TMRC\_CMP\_0** : Compare register 0.
- **TMRC\_CMP\_1** : Compare register 1.
- **TMRC\_CMP\_2**: Compare register 2.
- **TMRC\_CMP\_3**: Compare register 3.
- **TMRC\_CMP\_4**: Compare register 4.
- **TMRC\_CMP\_5**: Compare register 5.

- 
- **TMRC\_CMP\_6**: Compare register 6.
  - **TMRC\_CMP\_7**: Compare register 7.

uint32\_t

**TMRC\_FFRerverseTrg** TCFF0 reverse trigger, which can be set as:

- **TMRC\_FF\_REVERSE\_TRG\_DISABLE**: Trigger disable.
- **TMRC\_FF\_REVERSE\_TRG\_ENABLE**: Trigger enable.

uint32\_t

**TMRC\_FlipFlopCtrl** TCFF0 control, which can be set as:

- **TMRC\_FLIPFLOP\_INVERT**: Reverse a value of TCFF0.
- **TMRC\_FLIPFLOP\_SET**: Set "1" to TCFF0.
- **TMRC\_FLIPFLOP\_CLEAR**: Clear TCFF0 to "0".

uint32\_t

**TMRC\_CMPDBCtrl** Double buffer of compare register, which can be set as:

- **TMRC\_CMP\_DB\_DISABLE**: Disable.
- **TMRC\_CMP\_DB\_ENABLE**: Enable.

uint32\_t

**ModeSetting** Compare match detection, which can be set as:

- **TMRC\_CMP\_MATCH\_DISABLE**: Disable.
- **TMRC\_CMP\_MATCH\_ENABLE**: Enable.

#### 19.2.4.2 TMRC\_CAPConfigTypeDef

##### Data Fields:

uint32\_t

**TMRC\_CAPReg** Capture register number, which can be set as:

- **TMRC\_CAP\_0** : Capture register 0.
- **TMRC\_CAP\_1** : Capture register 1.
- **TMRC\_CAP\_2**: Capture register 2.
- **TMRC\_CAP\_3**: Capture register 3.

uint32\_t

**TMRC\_NoiseFilter** Noise filter control for TCIN0 to 3 pin input, which can be set as:

- **TMRC\_NOFILTER**: No Noise filter.
- **TMRC\_FILTER**: Noise filter.

uint32\_t

**TMRC\_ValidEdgeSel** Valid edge selection for TCIN0 to 3 input, which can be set as:

- **TMRC\_NO\_CAPTURE:** No capture.
- **TMRC\_IN\_RISING\_EDGE:** Rising edge.
- **TMRC\_IN\_FALLING\_EDGE:** Falling Edge.
- **TMRC\_IN\_BOTH\_EDGE:** Both edge.

## 20. TMRD

### 20.1 Overview

The functions of these TMRD timer are identical except connecting internal bus.

TMRD consists of two timer units (TMRD0 and TMRD1) and two clock setting circuits (prescaler) for supplying clocks to these timer units. The functions are as follows.

- 16-bit interval timer
- 16-bit programmable pulse generation (PPG)

16-bit interval timer has the following two modes.

- Timer mode: TMRD0 and TMRD1 operate independently
- Interlock timer mode: The mode can be started with a TMRD0 timer and a TMRD1 timer simultaneously

16-bit programmable pulse generation outputs have the following two modes.

- PPG mode: TMRD0 and TMRD1 operate independently, and output a programmed 2ch+2ch square waveforms
- Interlock PPG mode: TMRD0 and TMRD1 operate together, and output a programmed 3ch+1ch or 4ch square waveforms

TMRD consists of two timer units and a clock setting circuit.

The TMRD driver APIs provide a set of functions to configure TMRD module, such as setting the clock operation, timing parameters, PPG output phase, wave edge adjust, DMA request setting and set the compare 0 interrupt source, up counter's clearing way and so on.

All driver APIs are contained in /Libraries/TX04\_Periph\_Driver/src/tmpm440\_tmr0.c, with /Libraries/TX04\_Periph\_Driver/inc/tmpm440\_tmr0.h containing the macros, data types, structures and API definitions for use by applications.

## 20.2 API Functions

### 20.2.1 Function List

- ◆ void TMRD\_Enable(TSB\_TD\_TypeDef \* **TDx**, TMRD\_UNIT\_Channel **CHx**)
- ◆ void TMRD\_Disable(TSB\_TD\_TypeDef \* **TDx**, TMRD\_UNIT\_Channel **CHx**)
- ◆ void TMRD\_SetRunStateInHalt(TSB\_TD\_TypeDef \* **TDx**, uint8\_t **RunState**)
- ◆ void TMRD\_SetRunStateInIdle(TSB\_TD\_TypeDef \* **TDx**, TMRD\_UNIT\_Channel **CHx**,  
                                  uint8\_t **RunState**)
- ◆ void TMRD\_SetMode(TSB\_TD\_TypeDef \* **TDx**, uint8\_t **Mode**)
- ◆ void TMRD\_SetClkDivision(TSB\_TD\_TypeDef \* **TDx**, TMRD\_UNIT\_Channel **CHx**,  
                                  uint8\_t **ClikDiv**)
- ◆ void TMRD\_SetUpCntCtrl(TSB\_TD\_TypeDef \* **TDx**, TMRD\_UNIT\_Channel **CHx**,  
                                  uint8\_t **UpCntCtrl**)
- ◆ void TMRD\_SetPPGInitLeadingEdge(TSB\_TD\_TypeDef \* **TDx**, uint8\_t **PPGChannel**,  
                                  uint8\_t **WaveEdge**)
- ◆ void TMRD\_SetCMPRegWritePath(TSB\_TD\_TypeDef \* **TDx**,  
                                  TMRD\_UNIT\_Channel **CHx**,  
                                  uint8\_t **WritePath**)
- ◆ void TMRD\_SetCMP0INTSrc(TSB\_TD\_TypeDef \* **TDx**, TMRD\_UNIT\_Channel **CHx**,  
                                  uint8\_t **INTSrc**)
- ◆ void TMRD\_SetRunState(TSB\_TD\_TypeDef \* **TDx**, TMRD\_UNIT\_Channel **CHx**,  
                                  uint8\_t **RunState**)
- ◆ void TMRD\_SetPhaseRelation(TSB\_TD\_TypeDef \* **TDx**, uint8\_t **PhaseRelation**)
- ◆ void TMRD\_EnableUpdateCMPReg(TSB\_TD\_TypeDef \* **TDx**,  
                                  TMRD\_UNIT\_Channel **CHx**)
- ◆ void TMRD\_SetDMAReq(TSB\_TD\_TypeDef \* **TDx**, TMRD\_UNIT\_Channel **CHx**,  
                                  FunctionalState **NewState**)
- ◆ void TMRD\_SetInitTiming(TSB\_TD\_TypeDef \* **TDx**, TMRD\_UNIT\_Channel **CHx**,  
                                  TMRD\_TimingTypeDef \* **TimingStruct**)
- ◆ void TMRD\_ChangeTiming(TSB\_TD\_TypeDef \* **TDx**, uint8\_t **TimingType**,  
                                  uint32\_t **Timing**)
- ◆ uint16\_t TMRD\_GetTiming(TSB\_TD\_TypeDef \* **TDx**, uint8\_t **TimingType**)
- ◆ void TMRD\_SetBitModulationCycle(TSB\_TD\_TypeDef \* **TDx**,  
                                  TMRD\_UNIT\_Channel **CHx**,  
                                  uint8\_t **BitModCycle**)
- ◆ void TMRD\_SetBitModUpdateTiming(TSB\_TD\_TypeDef \* **TDx**,  
                                  TMRD\_UNIT\_Channel **CHx**,  
                                  FunctionalState **NewState**)

### 20.2.2 Detailed Description

Functions listed above can be divided into five parts:

- 
- 1) Configure and control the common functions of each TMRD channel are handled by TMRD\_Enable(), TMRD\_Disable(), TMRD\_SetUpCntCtrl (), TMRD\_SetMode() and TMRD\_SetRunState().
  - 2) Clock source and division setting are handled by TMRD\_SetRunStateInHalt(), TMRD\_SetRunStateInIdle(), TMRD\_SetClkDivision().
  - 3) PPG output and phase control are handled by TMRD\_SetPPGInitLeadingEdge(), TMRD\_SetPhaseRelation(), TMRD\_SetBitModulationCycle(), TMRD\_SetBitModUpdateTiming().
  - 4) Compare register and timer register control are handled by TMRD\_SetCMPRegWritePath(), TMRD\_EnableUpdateCMPReg(), TMRD\_SetInitTiming(), TMRD\_ChangeTiming() and TMRD\_GetTiming().
  - 5) Interrupt and DMA feature are handled by TMRD\_SetCMP0INTSrc() and TMRD\_SetDMAReq().

### 20.2.3 Function Documentation

**Note:** in all of the following APIs, unless otherwise specified, the parameter: “TSB\_TD\_TypeDef \* **TDx**” can be one of the following values:

**TSB\_TD.**

**Note:** in all of the following APIs, unless otherwise specified, the parameter:

“TMRD\_UNIT\_Channel **CHx**” can be one of the following values:

**TMRD\_UNIT\_CH\_0 or TMRD\_UNIT\_CH\_1.**

#### 20.2.3.1 TMRD\_Enable

Enable clock signal input to TMRD channel.

**Prototype:**

void

TMRD\_Enable(TSB\_TD\_TypeDef \* **TDx**,  
                  TMRD\_UNIT\_Channel **CHx**)

**Parameters:**

**TDx** is the specified TMRD unit.

**CHx** is the specified TMRD channel.

**Description:**

This function will enable the clock signal input to TMRD channel selected by **TDx** and **CHx**.

**Return:**

None

### 20.2.3.2 TMRD\_Disable

Disable the clock signal input to TMRD channel.

**Prototype:**

void

```
TMRD_Disable(TSB_TD_TypeDef * TDx,  
              TMRD_UNIT_Channel CHx)
```

**Parameters:**

*TDx* is the specified TMRD unit.

*CHx* is the specified TMRD channel.

**Description:**

This function will disable the clock signal input to TMRD channel selected by *TDx* and *CHx*.

**Return:**

None

### 20.2.3.3 TMRD\_SetRunStateInHalt

Set TMRD operation if a HALT instruction is executed during debugging.

**Prototype:**

void

```
TMRD_SetRunStateInHalt(TSB_TD_TypeDef * TDx,  
                       uint8_t RunState)
```

**Parameters:**

*TDx* is the *specified* TMRD unit.

*RunState* sets the TMRD operation status, which can be:

- **TMRD\_RUN:** Operation if a HALT instruction is executed during debugging.
- **TMRD\_STOP:** Stop if a HALT instruction is executed during debugging.

**Description:**

This function will set the operation if a HALT instruction is executed during debugging.

**Return:**

None

#### 20.2.3.4 TMRD\_SetRunStateInIdle

Set TMRD operation during the IDLE mode.

**Prototype:**

void

```
TMRD_SetRunStateInIdle(TSB_TD_TypeDef * TDx,  
                        TMRD_UNIT_Channel CHx,  
                        uint8_t RunState)
```

**Parameters:**

**TDx** is the specified TMRD unit.

**CHx** is the specified TMRD channel.

**RunState** sets the TMRD operation status, which can be:

- **TMRD\_RUN**: Operation during the IDLE mode.
- **TMRD\_STOP**: Stop during the IDLE mode.

**Description:**

This function will set the TMRD operation during the IDLE mode.

**Return:**

None

#### 20.2.3.5 TMRD\_SetMode

Set the operation mode for TMRD.

**Prototype:**

void

```
TMRD_SetMode(TSB_TD_TypeDef * TDx,  
              uint8_t Mode)
```

**Parameters:**

**TDx** is the specified TMRD unit.

**Mode** specifies TMRD operation mode, which can be

- **TMRD\_MODE\_BOTH\_TMR**: TMRD0: Timer mode, TMRD1: Timer mode.
- **TMRD\_MODE\_0TMR\_1PPG**: TMRD0: Timer mode, TMRD1: PPG mode.
- **TMRD\_MODE\_0PPG\_1TMR**: TMRD0: PPG mode, TMRD1: Timer mode.
- **TMRD\_MODE\_BOTH\_PPG**: TMRD0: PPG mode, TMRD1: PPG mode.
- **TMRD\_MODE\_INTERLOCK\_TMR**: Timer mode in which TMRD0 and TMRD1 start simultaneously.

- 
- **TMRD\_MODE\_INTERLOCK\_PPG\_2CH:** Interlock PPG mode in which TMRD0 and TMRD1 to operate together. (ch00 of TMRD0 and ch10 of TMRD1 are updated simultaneously)
  - **TMRD\_MODE\_INTERLOCK\_PPG\_3CH:** Interlock PPG mode in which TMRD0 and TMRD1 to operate together. (ch00 of TMRD0 and all channels of TMRD1 are updated simultaneously)

**Description:**

This function will set the operation mode for TMRD0 and TMRD1. If operation mode is set to interlock PPG mode, the phase relationships between pulse generated by TMRD1 and TMRD0 can be changed.

**Return:**

None

**Note:**

If set the operation mode to **TMRD\_MODE\_INTERLOCK\_PPG\_2CH** or **TMRD\_MODE\_INTERLOCK\_PPG\_3CH**, TMRDCLK0 and TMRDCLK1 clock cannot be configured respectively, and TMRDCLK1 and TMRDCLK0 must have the same frequency.

### 20.2.3.6 TMRD\_SetClkDivision

Set the clock prescaler of TMRD.

**Prototype:**

void

```
TMRD_SetClkDivision(TSB_TD_TypeDef* TDx,  
                      TMRD_UNIT_Channel CHx,  
                      uint8_t ClkDiv)
```

**Parameters:**

**TDx** is the specified TMRD unit.

**CHx** is the specified TMRD channel.

**ClkDiv** is the prescaler factor, which can be

- **TMRD\_CLK\_DIV\_1:** TMRDCLK = ftmrd.
- **TMRD\_CLK\_DIV\_2:** TMRDCLK = ftmrd/2.
- **TMRD\_CLK\_DIV\_4:** TMRDCLK = ftmrd/4.
- **TMRD\_CLK\_DIV\_8:** TMRDCLK = ftmrd/8.
- **TMRD\_CLK\_DIV\_16:** TMRDCLK = ftmrd/16.

**Description:**

This function will select a clock prescaler of TMRD0 and TMRD1.

**Return:**

None

**Note:**

In the interlock PPG mode, setting the clock prescaler of TMRD1 becomes invalid, and the prescaler of TMRD1 will keep the same value with TMRD0. So setting the prescaler of TMRD0 by using this function is enough.

### 20.2.3.7 TMRD\_SetUpCntCtrl

Select the timer up-counter operation when math the cycle.

**Prototype:**

Void

```
TMRD_SetUpCntCtrl(TSB_TD_TypeDef * TDx,  
                    TMRD_UNIT_Channel CHx,  
                    uint8_t UpCntCtrl)
```

**Parameters:**

**TDx** is the specified TMRD unit.

**CHx** is the specified TMRD channel.

**UpCntCtrl** is the operation mode of counter zero clearing, which can be

- **TMRD\_FREE\_RUN**: Operate as a free-run counter even if a match is detected.
- **TMRD\_AUTO\_CLEAR**: Zero cleared if a match is detected.

**Description:**

This function will select the up-counter operation when the match signal of CP00/CP10 is generated. If choose **TMRD\_FREE\_RUN**, the counter will be zero cleared when arrived at the maximum value 0xFFFF, and if choose **TMRD\_AUTO\_CLEAR**, the up-counter will be zero cleared when match the CP00/CP01.

**Return:**

None

**Note:**

In the PPG and interlock PPG mode, setting **UpCntCtrl** to **TMRD\_FREE\_RUN** becomes invalid.

### 20.2.3.8 TMRD\_SetPPGInitLeadingEdge

Set the initial leading/trailing edge of PPG channels.

**Prototype:**

void

```
TMRD_SetPPGInitLeadingEdge(TSB_TD_TypeDef * TDx,  
                           uint8_t PPGChannel,  
                           uint8_t WaveEdge)
```

**Parameters:**

**TDx** is the specified TMRD unit.

**PPGChannel** is the specified PPG output channel, which can be

- **TMRD\_PPG\_CHANNEL\_A0**: PPG output signal a0.
- **TMRD\_PPG\_CHANNEL\_A1**: PPG output signal a1.
- **TMRD\_PPG\_CHANNEL\_B0**: PPG output signal b0.
- **TMRD\_PPG\_CHANNEL\_B1**: PPG output signal b1.

**WaveEdge** specifies the initial wave edge of leading edge, which can be

- **TMRD\_WAVE\_EDGE\_RISING**: Leading edge is rising edge and trailing edge is falling edge.
- **TMRD\_WAVE\_EDGE\_FALLING**: Leading edge is falling edge and trailing edge is rising edge.

**Description:**

This function will set the initial setting of leading edge/trailing edge of a PPG output signal specified by **WaveEdge**.

**Return:**

None

### 20.2.3.9 TMRD\_SetCMPRegWritePath

Set a write path to update the compare register.

**Prototype:**

void

```
TMRD_SetCMPRegWritePath(TSB_TD_TypeDef* TDx,  
                        TMRD_UNIT_Channel CHx,  
                        uint8_t WritePath)
```

**Parameters:**

**TDx** is the specified TMRD unit.

**CHx** is the specified TMRD channel.

**WritePath** is the path to update compare registers, which can be

- **TMRD\_CMP\_WRITE\_DIRECT**: Directly written to the compare register by CPU instructions.
- **TMRD\_CMP\_WRITE\_INDIRECT**: Write to compare register via the timer register. Enable flag is required.

#### **Description:**

This function will set a write path to update the compare register. When set **WritePath** to **TMRD\_CMP\_WRITE\_DIRECT**, at the time when data is written into the timer register (TDmnRGx), the same value is written to the corresponding compare register (TDmnCPx) simultaneously. In this case, it is not necessary for an enable flag.

If set **WritePath** to **TMRD\_CMP\_WRITE\_INDIRECT**, enable update flag is required by using function TMRD\_EnableUpdateCMPReg(). About the update occasion, please refer to the description below in each mode:

In the timer mode, interlock timer mode:

- TDmnMOD<TDCLE>="0": A value in the compare register (TDmnCPx) is updated to the value of the timer register (TDmnRGx) when the COUNTER overflows.
- TDmnMOD<TDCLE>="1": A value in the compare register (TDmnCPx) is updated to the value of the timer register (TDmnRGx) when the value set in the comparator00/10 (CP00/CP10) matches the value in the counter.

In the PPG mode:

When the value set in the comparator00/10 (CP00/10) matches the value in the counter, the value in the compare register (TDmnCPx) is updated to the value in the timer register (TDmnRGx).

In the interlock PPG mode:

For TMRD0, the update method is the same as in PPG mode, which described above. For TMRD1, when the value set in the comparator05 (CP05) matches the value in the compare register, the value of the compare register (TD1mCPx) is updated to the value of the timer register (TD1mRGx).

#### **Return:**

None

#### **Note:**

In the interlock PPG mode, writing path of TMRD1 is selected as the values in TMRD0, so only setting the writing path of TMRD0 is enough.

### 20.2.3.10 TMRD\_SetCMP0INTSrc

Set the interrupt source of compare interrupt 0.

**Prototype:**

void

```
TMRD_SetCMP0INTSrc(TSB_TD_TypeDef* TDx,  
                     TMRD_UNIT_Channel CHx,  
                     uint8_t INTSrc)
```

**Parameters:**

**TDx** is the specified TMRD unit.

**CHx** is the specified TMRD channel.

**INTSrc** selects the interrupt factor, which can be

- **TMRD\_INT\_NONE**: No interrupt factor.
- **TMRD\_INT\_MATCH\_CYCLE**: A match signal from CP00/CP10.
- **TMRD\_INT\_MATCH\_PHASE**: A match signal from CP05(only TMRD0 has).
- **TMRD\_INT\_UC\_OVERFLOW**: Overflow of COUNTER.

**Description:**

This function will choose the interrupt source of compare interrupt 0.

**Return:**

None

**Note:**

In the PPG mode, **TMRD\_INT\_UC\_OVERFLOW** is invalid as an interrupt factor.

In the interlock PPG mode, **TMRD\_INT\_MATCH\_CYCLE** of TMRD1 becomes invalid as an interrupt factor.

**TMRD\_INT\_MATCH\_PHASE** is invalid as an interrupt factor of TMRD1.

### 20.2.3.11 TMRD\_SetRunState

Set the count operation of TMRD.

**Prototype:**

Void

```
TMRD_SetRunState(TSB_TD_TypeDef* TDx,  
                  TMRD_UNIT_Channel CHx,  
                  uint8_t RunState)
```

**Parameters:**

**TDx** is the specified TMRD unit.

**CHx** is the specified TMRD channel.

**RunState** is the counter operation of TMRD, which can be:

- **TMRD\_RUN:** Starts the count operation of TMRDx.
- **TMRD\_STOP:** Stop the count operation of TMRDx and zero clears COUNTER.

**Description:**

This function will set the count operation of TMRD.

**Return:**

None

**Note:**

In interlock timer mode and interlock PPG mode, this function becomes invalid for TMRD1, because TMRD1 will start operation in tandem with COUNTER0 of TMRD0.

### 20.2.3.12 TMRD\_SetPhaseRelation

Set the phase relation of phase B to phase A.

**Prototype:**

void

```
TMRD_SetPhaseRelation(TSB_TD_TypeDef* TDx,  
                      uint8_t PhaseRelation)
```

**Parameters:**

**TDx** is the specified TMRD unit.

**PhaseRelation** is the phase relation of phase B to phase A, which can be:

- **TMRD\_PHASE\_DELAY\_OR\_SAME:** Phase B delays or the same as phase A.
- **TMRD\_PHASE\_FAST\_OR\_SAME:** Phase B is fast or the same as phase A.

**Description:**

This function will set the phase relation of phase B to phase A.

**Return:**

None

**Note:**

This function is valid only in the interlock PPG mode. The output of the phase A and the phase B cannot be switched in the timer mode, the interlock mode and the PPG mode.

### 20.2.3.13 TMRD\_EnableUpdateCMPReg

Enable to update the compare register.

**Prototype:**

void

```
TMRD_EnableUpdateCMPReg(TSB_TD_TypeDef* TDx,  
                          uint8_t UpdateCHx)
```

**Parameters:**

**TDx** is the specified TMRD unit.

**UpdateCHx** Enable flag for values of the compare registers:

- **TMRD\_UPDATE\_CH\_00:** Update enable flag of CPRG00/ CPRG01/ CPRG02/ CPRG05.
- **TMRD\_UPDATE\_CH\_01:** Update enable flag of CPRG03/ CPRG04.
- **TMRD\_UPDATE\_CH\_10:** Update enable flag of CPRG10/ CPRG11/ CPRG12.
- **TMRD\_UPDATE\_CH\_11:** Update enable flag of CPRG13/ CPRG14.
- combination of the channels above.

**Description:**

This function will set a enable flag to update the compare register, for more details, please refer to the section about TMRD\_SetCMPRegWritePath().

**Return:**

None

**Note:**

In the interlock PPG mode, when use this function to set the update enable flag of TMRD0, the enable flag of TMRD1 will set at the same time, please don't use this function to set TMRD1 again. And this flag will be zero cleared when a match of compare register 05(CP05) is detected.

### 20.2.3.14 TMRD\_SetDMAReq

Enable or disable the DMA request of INTTDXCMP0 signal.

**Prototype:**

void

```
TMRD_SetDMAReq(TSB_TD_TypeDef* TDx,  
                  TMRD_UNIT_Channel CHx,  
                  FunctionalState NewState)
```

**Parameters:**

**TDx** is the specified TMRD unit.

**CHx** is the specified TMRD channel.

**NewState** is the state of DMA request, which can be:

- **ENABLE:** Enable the DMA request.
- **DISABLE:** Disable the DMA request.

**Description:**

This function will enable and disable the DMA request of INTTDXCMP0, which is a factor to generate a DMA request.

**Return:**

None

### 20.2.3.15 TMRD\_SetInitTiming

Initialize TMRD timing parameters.

**Prototype:**

void

```
TMRD_SetInitTiming(TSB_TD_TypeDef* TDx,  
                    TMRD_UNIT_Channel CHx,  
                    TMRD_TimingTypeDef* TimingStruct)
```

**Parameters:**

**TDx** is the specified TMRD unit.

**CHx** is the specified TMRD channel.

**TimingStruct** is the pointer of TMRD timing parameters structure. Please refer to Data Structure for details.

**Description:**

This function will initialize TMRD timing parameters, which is included cycle timing, leading timing, trailing timing, phase shift timing and so on.

**Return:**

None

**Note:**

Please refer to Data Structure Description to get the setting range of each parameter in structure **TimingStruct**.

CPRG0: **TimingStruct**. Cycle-1

CPRG1: **TimingStruct**. LeadingTiming0

CPRG2:

(*TimingStruct*.TrailingTiming0<<4)||(*TimingStruct*.BitModulationRate0&0x0f)

CPRG3: *TimingStruct*. LeadingTiming1

CPRG4:

(*TimingStruct*.TrailingTiming1<<4)||(*TimingStruct*.BitModulationRate1&0x0f)

CPRG5: *TimingStruct*. PhaseShiftTiming(invalid in TMRD1)

### 20.2.3.16 TMRD\_ChangeTiming

Change the specified TMRD timing value.

**Prototype:**

void

```
TMRD_ChangeTiming(TSB_TD_TypeDef* TDx,  
                    uint8_t TimingType,  
                    uint32_t Timing)
```

**Parameters:**

*TDx* is the specified TMRD unit.

*TimingType* specifies the timing parameter type of TMRD, which can be

- **TMRD\_TIMING\_TD0\_CYCLE**: TMRD0 cycle timing, CPRG00.
- **TMRD\_TIMING\_A0.LEADING**: Signal a0 leading timing (CPRG01).
- **TMRD\_TIMING\_A0.TRAILING**: Signal a0 trailing timing (CPRG02).
- **TMRD\_TIMING\_A1.LEADING**: Signal a1 leading timing (CPRG03).
- **TMRD\_TIMING\_A1.TRAILING**: Signal a1 trailing timing (CPRG04).
- **TMRD\_TIMING\_PHASE\_SHIFT**: Phase shift timing (CPRG05).
- **TMRD\_TIMING\_TD1\_CYCLE**: TMRD1 cycle timing (CPRG10).
- **TMRD\_TIMING\_B0.LEADING**: Signal b0 leading timing (CPRG11).
- **TMRD\_TIMING\_B0.TRAILING**: Signal b0 trailing timing (CPRG12).
- **TMRD\_TIMING\_B1.LEADING**: Signal b1 leading timing (CPRG13).
- **TMRD\_TIMING\_B1.TRAILING**: Signal b1 trailing timing (CPRG14).

*Timing* is the timing value. The data range is 0x02~0x10000.

**Description:**

This function will change the specified TMRD timing value. It is very useful for users to set a small quantity or one of timing value.

**Return:**

None

**Note:**

---

About the value of **Timing**, please refer to Data Structure Description to get the setting range of each parameter.

### 20.2.3.17 TMRD\_GetTiming

Get the specified TMRD timing value.

**Prototype:**

```
uint16_t  
TMRD_GetTiming(TSB_TD_TypeDef* TDx,  
                uint8_t TimingType)
```

**Parameters:**

**TDx** is the specified TMRD unit.

**TimingType** specifies the timing parameter type of TMRD, which can be

- **TMRD\_TIMING\_TD0\_CYCLE**: TMRD0 cycle timing (CPRG00).
- **TMRD\_TIMING\_A0.LEADING**: Signal a0 leading timing (CPRG01).
- **TMRD\_TIMING\_A0.TRAILING**: Signal a0 trailing timing (CPRG02).
- **TMRD\_TIMING\_A1.LEADING**: Signal a1 leading timing (CPRG03).
- **TMRD\_TIMING\_A1.TRAILING**: Signal a1 trailing timing (CPRG04).
- **TMRD\_TIMING\_PHASE\_SHIFT**: Phase shift timing (CPRG05).
- **TMRD\_TIMING\_TD1\_CYCLE**: TMRD1 cycle timing (CPRG10).
- **TMRD\_TIMING\_B0.LEADING**: Signal b0 leading timing (CPRG11).
- **TMRD\_TIMING\_B0.TRAILING**: Signal b0 trailing timing (CPRG12).
- **TMRD\_TIMING\_B1.LEADING**: Signal b1 leading timing (CPRG13).
- **TMRD\_TIMING\_B1.TRAILING**: Signal b1 trailing timing (CPRG14).

**Description:**

This function will get the timing value from the compare register specified by **TimingType**.

**Return:**

Specified timing value that is in compare register.

### 20.2.3.18 TMRD\_SetBitModulationCycle

Set the 1bit modulation cycle.

**Prototype:**

void

```
TMRD_SetBitModulationCycle(TSB_TD_TypeDef* TDx,
```

---

```
uint8_t PPGChannel,  
       uint8_t BitModCycle)
```

**Parameters:**

**TDx** is the specified TMRD unit.

**PPGChannel** is the specified PPG output channel, which can be

- **TMRD\_PPG\_CHANNEL\_A0**: PPG output signal a0.
- **TMRD\_PPG\_CHANNEL\_A1**: PPG output signal a1.
- **TMRD\_PPG\_CHANNEL\_B0**: PPG output signal b0.
- **TMRD\_PPG\_CHANNEL\_B1**: PPG output signal b1.

**BitModCycle** specifies the 1-bit modulation cycle of TMRD, which can be

- **TMRD\_1BITMOD\_CYCLE\_NONE**: without 1-bit modulation.
- **TMRD\_1BITMOD\_CYCLE\_2TIMES**: the cycle defined with CP00/CP10 2fold.
- **TMRD\_1BITMOD\_CYCLE\_4TIMES**: the cycle defined with CP00/CP10 4fold.
- **TMRD\_1BITMOD\_CYCLE\_8TIMES**: the cycle defined with CP00/CP10 8fold.
- **TMRD\_1BITMOD\_CYCLE\_16TIMES**: the cycle defined with CP00/CP10 16fold.

**Description:**

This function will select to 1-bit modulation cycle of output signal in the PPG mode and the interlock PPG mode.

**Return:**

None

**Note:**

In the timer mode and the interlock mode, fuction TMRD\_SetBitModulationCycle () is ignored.

### 20.2.3.19 TMRD\_SetBitModUpdateTiming

Set the 1bit modulation update timing.

**Prototype:**

void

```
TMRD_SetBitModUpdateTiming (TSB_TD_TypeDef* TDx,  
                           uint8_t PPGChannel,  
                           FunctionalState NewState)
```

**Parameters:**

**TDx** is the specified TMRD unit.

**PPGChannel** is the specified PPG output channel, which can be

- **TMRD\_PPG\_CHANNEL\_A0**: PPG output signal a0.
- **TMRD\_PPG\_CHANNEL\_A1**: PPG output signal a1.
- **TMRD\_PPG\_CHANNEL\_B0**: PPG output signal b0.
- **TMRD\_PPG\_CHANNEL\_B1**: PPG output signal b1.

**NewState** specified the update timing of each PPG channel, which can be:

- **DISABLE**: 1-bit modulation cycle.
- **ENABLE**: when detecting the match with CPxx.

**Description:**

This function will select to 1-bit modulation update timeing is 1-bit modulation or when detecting the match with CPxx in the PPG mode and the interlock PPG mode.

**Return:**

None

**Note:**

In the timer mode and the interlock mode, fuction TMRD\_SetBitModUpdateTiming () is ignored.

## 20.2.4 Data Structure Description

### 20.2.4.1 TMRD\_TimingTypeDef

**Data Fields:**

uint32\_t

**Cycle** specifies the TMRD0/1 cycle value, it will set to CPRG00/10.

uint16\_t

**LeadingTiming0** specifies the signal a0/b0 leading timing (CPRG01/11).

uint16\_t

**TrailingTiming0** specifies the signal a0/b0 trailing timing (CPRG02/12).

uint8\_t

**BitModulationRate0** specifies the rate of 1-bit modulation in channel 0.

uint16\_t

**LeadingTiming1** specifies the signal a1/b1 leading timing (CPRG03/13).

uint16\_t

**TrailingTiming1** specifies the signal a1/b1 trailing timing (CPRG04/14).

uint16\_t

**PhaseShiftTiming** specifies the phase shift timing (CPRG05, only in TMRD0).

uint8\_t

**BitModulationRate1** specifies the rate of 1-bit modulation in channel 1.

**Note:**

Please refer to the tables below to get the setting range of each parameter in different mode.

| Timer Unit | Compare register | 16-bit interval timer         |                                    |
|------------|------------------|-------------------------------|------------------------------------|
|            |                  | <TDCLE> = "0"                 | <TDCLE> = "1"                      |
| TMRD0      | TD0CP0           | 0x0000 ≤ CPRG0[15:0] ≤ 0xFFFF | 0x0001 ≤ CPRG0[15:0] ≤ 0xFFFF      |
|            | TD0CP1           | 0x0000 ≤ CPRG1[15:0] ≤ 0xFFFF | 0x0000 ≤ CPRG1[15:0] ≤ CPRG0[15:0] |
|            | TD0CP2           | 0x0000 ≤ CPRG2[15:0] ≤ 0xFFFF | 0x0000 ≤ CPRG2[15:0] ≤ CPRG0[15:0] |
|            | TD0CP3           | 0x0000 ≤ CPRG3[15:0] ≤ 0xFFFF | 0x0000 ≤ CPRG3[15:0] ≤ CPRG0[15:0] |
|            | TD0CP4           | 0x0000 ≤ CPRG4[15:0] ≤ 0xFFFF | 0x0000 ≤ CPRG4[15:0] ≤ CPRG0[15:0] |
|            | TD0CP5           | 0x0000 ≤ CPRG5[15:0] ≤ 0xFFFF | 0x0000 ≤ CPRG5[15:0] ≤ CPRG0[15:0] |
| TMRD1      | TD1CP0           | 0x0000 ≤ CPRG0[15:0] ≤ 0xFFFF | 0x0001 ≤ CPRG0[15:0] ≤ 0xFFFF      |
|            | TD1CP1           | 0x0000 ≤ CPRG1[15:0] ≤ 0xFFFF | 0x0000 ≤ CPRG1[15:0] ≤ CPRG0[15:0] |
|            | TD1CP2           | 0x0000 ≤ CPRG2[15:0] ≤ 0xFFFF | 0x0000 ≤ CPRG2[15:0] ≤ CPRG0[15:0] |
|            | TD1CP3           | 0x0000 ≤ CPRG3[15:0] ≤ 0xFFFF | 0x0000 ≤ CPRG3[15:0] ≤ CPRG0[15:0] |
|            | TD1CP4           | 0x0000 ≤ CPRG4[15:0] ≤ 0xFFFF | 0x0000 ≤ CPRG4[15:0] ≤ CPRG0[15:0] |

Setting range of compare register in 16-bit interval timer mode

| Timer Unit | Compare register | 16-bit programmable pulse generation                              |                                                                                   |
|------------|------------------|-------------------------------------------------------------------|-----------------------------------------------------------------------------------|
|            |                  | PPG                                                               | Interlock PPG                                                                     |
| TMRD0      | TD0CP0           | $0x0001 \leq \text{CPRG}0[15:0] \leq 0xFFFF$                      | $0x0001 \leq \text{CPRG}0[15:0] \leq 0xFFFF$                                      |
|            | TD0CP1           | $0x0000 \leq \text{CPRG}1[15:0] < \text{CPRG}2[15:0]$             | $0x0000 \leq \text{CPRG}1[15:0] < \text{CPRG}2[15:0]$                             |
|            | TD0CP2           | $\text{CPRG}1[15:0] < \text{CPRG}2[15:0] \leq \text{CPRG}0[15:0]$ | $\text{CPRG}1[15:0] < \text{CPRG}2[15:0] \leq \text{CPRG}0[15:0]$                 |
|            | TD0CP3           | $0x0000 \leq \text{CPRG}3[15:0] < \text{CPRG}4[15:0]$             | $0x0000 \leq \text{CPRG}3[15:0] < \text{CPRG}4[15:0]$                             |
|            | TD0CP4           | $\text{CPRG}3[15:0] < \text{CPRG}4[15:0] \leq \text{CPRG}0[15:0]$ | $\text{CPRG}3[15:0] < \text{CPRG}4[15:0] \leq \text{CPRG}0[15:0]$                 |
|            | TD0CP5           | don't care                                                        | $0x0000 \leq \text{CPRG}5[15:0] < (\text{CPRG}0[15:0] + 2)$                       |
| TMRD1      | TD1CP0           | $0x0001 \leq \text{CPRG}0[15:0] \leq 0xFFFF$                      | don't care                                                                        |
|            | TD1CP1           | $0x0000 \leq \text{CPRG}1[15:0] < \text{CPRG}2[15:0]$             | $0x0000 \leq \text{CPRG}1[15:0] < \text{CPRG}2[15:0]$                             |
|            | TD1CP2           | $\text{CPRG}1[15:0] < \text{CPRG}2[15:0] \leq \text{CPRG}0[15:0]$ | $\text{CPRG}1[15:0] < \text{CPRG}2[15:0] \leq \text{TD0CP0} < \text{CPRG}0[15:0]$ |
|            | TD1CP3           | $0x0000 \leq \text{CPRG}3[15:0] < \text{CPRG}4[15:0]$             | $0x0000 \leq \text{CPRG}3[15:0] < \text{CPRG}4[15:0]$                             |
|            | TD1CP4           | $\text{CPRG}3[15:0] < \text{CPRG}4[15:0] \leq \text{CPRG}0[15:0]$ | $\text{CPRG}3[15:0] < \text{CPRG}4[15:0] \leq \text{TD0CP0} < \text{CPRG}0[15:0]$ |

Setting range of compare register in 16-bit programmable rectangular wave output

## 21. SIO/UART

## 21.1 Overview

This device has several serial I/O channels. Each channel can operate in I/O Interface mode(synchronous communication) and UART mode (asynchronous communication), which can be 7-bit length, 8-bit length and 9-bit length.

In 9-bit UART mode, a wakeup function can be used when the master controller can start up slave controllers via the serial link (multi-controller system).

The UART driver APIs provide a set of functions to configure each channel, including such common parameters as baud rate, bit length, parity check, stop bit, flow control, and to control transfer like sending/receiving data, checking error and so on.

All driver APIs are contained in /Libraries/TX04\_Periph\_Driver/src/tmpm440\_uart.c, with /Libraries/TX04\_Periph\_Driver/inc/tmpm440\_uart.h containing the macros, data types, structures and API definitions for use by applications.

## 21.2 API Functions

## 21.2.1 Function List

- 
- ◆ void UART\_RxFIFOByteSel(TSB\_SC\_TypeDef\* **UARTx**, uint32\_t **BytesUsed**);
  - ◆ void UART\_RxFIFOFillLevel(TSB\_SC\_TypeDef\* **UARTx**, uint32\_t **RxFIFOLevel**);
  - ◆ void UART\_RxFIFOINTSel(TSB\_SC\_TypeDef\* **UARTx**, uint32\_t **RxINTCondition**);
  - ◆ void UART\_RxFIFOClear(TSB\_SC\_TypeDef\* **UARTx**);
  - ◆ void UART\_TxFIFOFillLevel(TSB\_SC\_TypeDef \* **UARTx**, uint32\_t **TxFIFOLevel**);
  - ◆ void UART\_TxFIFOINTSel(TSB\_SC\_TypeDef\* **UARTx**, uint32\_t **TxINTCondition**);
  - ◆ void UART\_TxFIFOClear(TSB\_SC\_TypeDef\* **UARTx**);
  - ◆ void UART\_TxBufferClear(TSB\_SC\_TypeDef\* **UARTx**);
  - ◆ uint32\_t UART\_GetRxFIFOFillLevelStatus(TSB\_SC\_TypeDef\* **UARTx**);
  - ◆ uint32\_t UART\_GetRxFIFOOverRunStatus(TSB\_SC\_TypeDef\* **UARTx**);
  - ◆ uint32\_t UART\_GetTxFIFOFillLevelStatus(TSB\_SC\_TypeDef\* **UARTx**);
  - ◆ uint32\_t UART\_GetTxFIFOUnderRunStatus(TSB\_SC\_TypeDef\* **UARTx**);
  - ◆ void UART\_SetRxDMAReq (TSB\_SC\_TypeDef\* **UARTx**, FunctionalState **NewState**)
  - ◆ void UART\_SetTxDMAReq (TSB\_SC\_TypeDef\* **UARTx**, FunctionalState **NewState**)
  - ◆ void UART\_SetInputClock(TSB\_SC\_TypeDef\* **UARTx**, uint32\_t **clock**)
  - ◆ void SIO\_SetInputClock(TSB\_SC\_TypeDef\* **SIOx**, uint32\_t **Clock**)
  - ◆ void SIO\_Enable(TSB\_SC\_TypeDef\* **SIOx**)
  - ◆ void SIO\_Disable(TSB\_SC\_TypeDef\* **SIOx**)
  - ◆ void SIO\_Init(TSB\_SC\_TypeDef\* **SIOx**, uint32\_t **IOClikSel**, SIO\_InitTypeDef\* **InitStruct**)
  - ◆ uint8\_t SIO\_GetRxData(TSB\_SC\_TypeDef\* **SIOx**)
  - ◆ void SIO\_SetTxData(TSB\_SC\_TypeDef\* **SIOx**, uint8\_t **Data**)

### 21.2.2 Detailed Description

Functions listed above can be divided into three parts:

- 1) Initialize and configure the common functions of each UART channel are handled by `UART_Enable()`, `UART_Disable()`, `UART_SetInputClock()`, `UART_Init()`, `UART_DefaultConfig()`, `SIO_Enable()`, `SIO_Disable()`, `SIO_SetInputClock()` and `SIO_Init()`.
- 2) Transfer control and error check of each UART channel are handled by `UART_GetBufState()`, `UART_GetRxData()`, `UART_SetTxData()`, `UART_GetErrState()`, `SIO_GetRxData()` and `SIO_SetTxData()`.
- 3) `UART_SetRxDMAReq` , `UART_SetTxDMAReq` , `UART_SWReset()`, `UART_SetWakeUpFunc()` and `UART_SetIdleMode()` handle other specified functions.
- 4) FIFO operation functions are `UART_FIFOConfig()`, `UART_SetFIFOTransferMode()`, `UART_TrxAutoDisable()`, `UART_RxFIFOINTCtrl()`, `UART_TxFIFOINTCtrl()`, `UART_RxFIFOByteSel()`, `UART_RxFIFOFillLevel()`, `UART_RxFIFOINTSel()`, `UART_RxFIFOClear()`, `UART_TxFIFOFillLevel()`, `UART_TxFIFOINTSel()`, `UART_TxFIFOClear()`, `UART_TxBufferClear()`, `UART_GetRxFIFOFillLevelStatus()`, `UART_GetRxFIFOOverRunStatus()`, `UART_GetTxFIFOFillLevelStatus()` and `UART_GetTxFIFOUnderRunStatus()`.

### 21.2.3 Function Documentation

**Note:** in all of the following APIs, parameter “TSB\_SC\_TypeDef\* **UARTx**” can be one of the following values:

**UART0, UART1, UART2, UART3, UART4, UART5.**

parameter “TSB\_SC\_TypeDef\* **SIOx**” can be one of the following values:

**SIO0, SIO1, SIO2, SIO3, SIO4, SIO5.**

#### 21.2.3.1 **UART\_Enable**

Enable the specified UART channel.

**Prototype:**

void

UART\_Enable(TSB\_SC\_TypeDef\* **UARTx**)

**Parameters:**

**UARTx** is the specified UART channel.

**Description:**

This function will enable the specified UART channel selected by **UARTx**.

**Return:**

None

#### 21.2.3.2 **UART\_Disable**

Disable the specified UART channel.

**Prototype:**

void

UART\_Disable(TSB\_SC\_TypeDef\* **UARTx**)

**Parameters:**

**UARTx** is the specified UART channel.

**Description:**

This function will disable the specified UART channel selected by **UARTx**.

**Return:**

None

### 21.2.3.3 **UART\_GetBufState**

Indicate the state of transmission or reception buffer.

**Prototype:**

WorkState

UART\_GetBufState(TSB\_SC\_TypeDef\* **UARTx**,  
                  uint8\_t **Direction**)

**Parameters:**

**UARTx** is the specified UART channel.

**Direction** select the direction of transfer, which can be one of:

- **UART\_RX** for reception
- **UART\_TX** for transmission

**Description:**

When **Direction** is **UART\_RX**, the function returns the state of the reception buffer, which can be **DONE**, meaning that the data received has been saved into the buffer, or **BUSY**, meaning that the data reception is in progress. When **Direction** is **UART\_TX**, the function returns state of the reception buffer, which can be **DONE**, meaning that the data to be set in the buffer has been sent, or **BUSY**, the data transmission is in progress.

**Return:**

**DONE** means that the buffer can be read or written.

**BUSY** means that the transfer is ongoing.

### 21.2.3.4 **UART\_SWReset**

Reset the specified UART channel.

**Prototype:**

void

UART\_SWReset(TSB\_SC\_TypeDef\* **UARTx**)

**Parameters:**

**UARTx** is the specified UART channel.

**Description:**

This function will reset the specified UART channel selected by **UARTx**.

**Return:**

None

### 21.2.3.5 **UART\_Init**

Initialize and configure the specified UART channel.

**Prototype:**

```
void  
UART_Init(TSB_SC_TypeDef* UARTx,  
          UART_InitTypeDef* InitStruct)
```

**Parameters:**

**UARTx** is the specified UART channel.

**InitStruct** is the structure containing basic UART configuration including baud rate, data bits per transfer, stop bits, parity, transfer mode and flow control (refer to “Data Structure Description” for details).

**Description:**

This function will initialize and configure the baud rate, the number of bits per transfer, stop bit, parity, transfer mode and flow control for the specified UART channel selected by **UARTx**.

**Return:**

None

### 21.2.3.6 **UART\_GetRxData**

Get data received from the specified UART channel.

**Prototype:**

```
uint32_t  
UART_GetRxData(TSB_SC_TypeDef* UARTx)
```

**Parameters:**

**UARTx** is the specified UART channel.

**Description:**

This function will get the data received from the specified UART channel selected by **UARTx**. It is appropriate to call the function after **UART\_GetBufState(UARTx, UART\_RX)** returns **DONE** or in an ISR of UART (serial channel).

**Return:**

Data which has been received

### 21.2.3.7 **UART\_SetTxData**

Set data to be sent and start transmitting from the specified UART channel.

**Prototype:**

void

UART\_SetTxData(TSB\_SC\_TypeDef\* **UARTx**,  
                  uint32\_t **Data**)

**Parameters:**

**UARTx** is the specified UART channel.

**Data** is a frame to be sent, which can be 7-bit, 8-bit or 9-bit, depending on the initialization.

**Description:**

This function will set the data to be sent from the specified UART channel selected by **UARTx**. It is appropriate to call the function after **UART\_GetBufState(UARTx, UART\_TX)** returns **DONE** or in an ISR of UART (serial channel).

**Return:**

None

### 21.2.3.8 **UART\_DefaultConfig**

Initialize the specified UART channel in the default configuration.

**Prototype:**

void

UART\_DefaultConfig(TSB\_SC\_TypeDef\* **UARTx**)

**Parameters:**

**UARTx** is the specified UART channel.

**Description:**

This function will initialize the selected UART channel in the following configuration:

Baud rate: 115200 bps

Data bits: 8 bits

Stop bits: 1 bit

Parity: None

Flow Control: None

Both transmission and reception are enabled. And baud rate generator is used as source clock.

**Return:**

None

### 21.2.3.9 **UART\_GetErrState**

Get error flag of the transfer from the specified UART channel.

**Prototype:**

UART\_Err

UART\_GetErrState(TSB\_SC\_TypeDef\* **UARTx**)

**Parameters:**

**UARTx** is the specified UART channel.

**Description:**

This function will check whether an error occurs at the last transfer and return the result, which can be **UART\_NO\_ERR**, meaning no error, **UART\_OVERRUN**, meaning overrun, **UART\_PARITY\_ERR**, meaning even or odd parity error,

**UART\_FRAMING\_ERR**, meaning framing error, and **UART\_ERRS**, meaning more than one error above.

**Return:**

**UART\_NO\_ERR** means there is no error in the last transfer.

**UART\_OVERRUN** means that overrun occurs in the last transfer.

**UART\_PARITY\_ERR** means either even parity or odd parity fails.

**UART\_FRAMING\_ERR** means there is framing error in the last transfer.

**UART\_ERRS** means that 2 or more errors occurred in the last transfer.

### 21.2.3.10 **UART\_SetWakeUpFunc**

Enable or disable wake-up function in 9-bit mode of the specified UART channel.

**Prototype:**

void

UART\_SetWakeUpFunc(TSB\_SC\_TypeDef\* **UARTx**,  
FunctionalState **NewState**)

**Parameters:**

**UARTx** is the specified UART channel.

**NewState** is the new state of wake-up function.

This parameter can be one of the following values:

**ENABLE** or **DISABLE**

**Description:**

This function will enable wake-up function of the specified UART channel selected by **UARTx** when **NewState** is **ENABLE**, and disable the wake-up function when **NewState** is **DISABLE**. Most of all, the wake-up function is only working in 9-bit UART mode.

**Return:**

None

### 21.2.3.11 **UART\_SetIdleMode**

Enable or disable the specified UART channel when system is in idle mode.

**Prototype:**

void

```
UART_SetIdleMode(TSB_SC_TypeDef* UARTx,  
                  FunctionalState NewState)
```

**Parameters:**

**UARTx** is the specified UART channel.

**NewState** is the new state of the UART channel in system idle mode.

This parameter can be one of the following values:

**ENABLE** or **DISABLE**

**Description:**

This function will enable the specified UART channel selected by **UARTx** in system idle mode when **NewState** is **ENABLE**, and disable the channel when **NewState** is **DISABLE**.

**Return:**

None

### 21.2.3.12 UART\_FIFOConfig

Enable or disable FIFO.

**Prototype:**

```
void  
UART_FIFOConfig (TSB_SC_TypeDef* UARTx,  
                  FunctionalState NewState);
```

**Parameters:**

**UARTx** is the specified UART channel.

**NewState** is the new state of the UART FIFO.

This parameter can be one of the following values:

**ENABLE** or **DISABLE**

**Description:**

This function will enable the specified UART channel selected by **UARTx** in UART FIFO when **NewState** is **ENABLE**, and disable the channel when **NewState** is **DISABLE**.

**Return:**

None

### 21.2.3.13 UART\_SetFIFOTransferMode

Transfer mode setting.

**Prototype:**

```
void  
UART_SetFIFOTransferMode (TSB_SC_TypeDef* UARTx,  
                          uint32_t TransferMode);
```

**Parameters:**

**UARTx** is the specified UART channel.

**TransferMode** Transfer mode.

This parameter can be one of the following values:

**UART\_TRANSFER\_PROHIBIT**,**UART\_TRANSFER\_HALFDPX\_RX**,**UART\_TRANSFER\_HALFDPX\_TX** or **UART\_TRANSFER\_FULLDPX**.

**Description:**

Transfer mode setting.

**Return:**

None

### **21.2.3.14 UART\_TRxAutoDisable**

Controls automatic disabling of transmission and reception.

**Prototype:**

void

```
UART_TRxAutoDisable (TSB_SC_TypeDef* UARTx,  
                      UART_TRxAutoDisable TRxAutoDisable);
```

**Parameters:**

**UARTx** is the specified UART channel.

**TRxAutoDisable** Disabling transmission and reception or not

This parameter can be one of the following values:

**UART\_RXTCNT\_NONE** or **UART\_RXTCNT\_AUTODISABLE**.

**Description:**

Controls automatic disabling of transmission and reception.

**Return:**

None

### **21.2.3.15 UART\_RxFIFOINTCtrl**

Enable or disable receive interrupt for receive FIFO.

**Prototype:**

void

```
UART_RxFIFOINTCtrl (TSB_SC_TypeDef* UARTx,  
                      FunctionalState NewState);
```

**Parameters:**

**UARTx** is the specified UART channel.

**NewState** is new state of receive interrupt for receive FIFO.

This parameter can be one of the following values:

**ENABLE** or **DISABLE**

**Description:**

Enable or disable receive interrupt for receive FIFO.

**Return:**

None

### 21.2.3.16 UART\_TxFIFOINTCtrl

Enable or disable transmit interrupt for transmit FIFO.

**Prototype:**

void

UART\_TxFIFOINTCtrl (TSB\_SC\_TypeDef\* **UARTx**,  
FunctionalState **NewState**);

**Parameters:**

**UARTx** is the specified UART channel.

**NewState** is new state of transmit interrupt for transmit FIFO.

This parameter can be one of the following values:

**ENABLE or DISABLE**

**Description:**

Enable or disable transmit interrupt for transmit FIFO.

**Return:**

None

### 21.2.3.17 UART\_RxFIFOByteSel

Bytes used in receive FIFO.

**Prototype:**

void

UART\_RxFIFOByteSel (TSB\_SC\_TypeDef\* **UARTx**,  
uint32\_t **BytesUsed**);

**Parameters:**

**UARTx** is the specified UART channel.

**BytesUsed** is bytes used in receive FIFO.

This parameter can be one of the following values:

**UART\_RXFIFO\_MAX or UART\_RXFIFO\_RXFLEVEL**

**Description:**

Bytes used in receive FIFO.

**Return:**

None

### 21.2.3.18 UART\_RxFIFOFillLevel

Receive FIFO fill level to generate receive interrupts.

**Prototype:**

```
void  
UART_RxFIFOFillLevel (TSB_SC_TypeDef* UARTx,  
                      uint32_t UARTFIFOType,  
                      uint32_t RxFIFOLevel);
```

**Parameters:**

**UARTx** is the specified UART channel.

**UARTFIFOType** is the UART FIFO size type.

This parameter can be one of the following values:

**UART\_FIFO\_4B** or **UART\_FIFO\_32B**.

**RxFIFOLevel** is receive FIFO fill level.

When **UARTFIFOType** is **UART\_FIFO\_4B** this parameter can be one of the following values:

**UART\_RXFIFO4B\_FLEVLE\_4\_2B**, **UART\_RXFIFO4B\_FLEVLE\_1\_1B**,  
**UART\_RXFIFO4B\_FLEVLE\_2\_2B** or **UART\_RXFIFO4B\_FLEVLE\_3\_1B**.

When **UARTFIFOType** is **UART\_FIFO\_32B** this parameter can be one of the following values:

**UART\_RXFIFO32B\_FLEVLE\_32\_16B**, **UART\_RXFIFO32B\_FLEVLE\_1\_1B**,  
**UART\_RXFIFO32B\_FLEVLE\_2\_2B**,      **UART\_RXFIFO32B\_FLEVLE\_3\_3B**,  
**UART\_RXFIFO32B\_FLEVLE\_4\_4B** ,      **UART\_RXFIFO32B\_FLEVLE\_5\_5B**,  
**UART\_RXFIFO32B\_FLEVLE\_6\_6B**,      **UART\_RXFIFO32B\_FLEVLE\_7\_7B** ,  
**UART\_RXFIFO32B\_FLEVLE\_8\_8B**,      **UART\_RXFIFO32B\_FLEVLE\_9\_9B**,  
**UART\_RXFIFO32B\_FLEVLE\_10\_10B**, **UART\_RXFIFO32B\_FLEVLE\_11\_11B**,  
**UART\_RXFIFO32B\_FLEVLE\_12\_12B**, **UART\_RXFIFO32B\_FLEVLE\_13\_13B**,  
**UART\_RXFIFO32B\_FLEVLE\_14\_14B**, **UART\_RXFIFO32B\_FLEVLE\_15\_15B**,  
**UART\_RXFIFO32B\_FLEVLE\_16\_16B**, **UART\_RXFIFO32B\_FLEVLE\_17\_1B**,  
**UART\_RXFIFO32B\_FLEVLE\_18\_2B**,      **UART\_RXFIFO32B\_FLEVLE\_19\_3B**,  
**UART\_RXFIFO32B\_FLEVLE\_20\_4B**,      **UART\_RXFIFO32B\_FLEVLE\_21\_5B**,  
**UART\_RXFIFO32B\_FLEVLE\_22\_6B**,      **UART\_RXFIFO32B\_FLEVLE\_23\_7B**,  
**UART\_RXFIFO32B\_FLEVLE\_24\_8B**,      **UART\_RXFIFO32B\_FLEVLE\_25\_9B**,  
**UART\_RXFIFO32B\_FLEVLE\_26\_10B**, **UART\_RXFIFO32B\_FLEVLE\_27\_11B**,  
**UART\_RXFIFO32B\_FLEVLE\_28\_12B**, **UART\_RXFIFO32B\_FLEVLE\_29\_13B**,  
**UART\_RXFIFO32B\_FLEVLE\_30\_14B**, **UART\_RXFIFO32B\_FLEVLE\_31\_15B**.

**Description:**

Receive FIFO fill level to generate receive interrupts.

**Return:**

None

### 21.2.3.19 **UART\_RxFIFOINTSel**

Select RX interrupt generation condition.

**Prototype:**

void

```
UART_RxFIFOINTSel (TSB_SC_TypeDef* UARTx,  
                     uint32_t RxINTCondition);
```

**Parameters:**

**UARTx** is the specified UART channel.

**RxINTCondition** is RX interrupt generation condition.

This parameter can be one of the following values:

**UART\_RFIS\_REACH\_FLEVEL** or **UART\_RFIS\_REACH\_EXCEED\_FLEVEL**

**Description:**

Select RX interrupt generation condition.

**Return:**

None

### 21.2.3.20 **UART\_RxFIFOClear**

Receive FIFO clear.

**Prototype:**

void

```
UART_RxFIFOClear (TSB_SC_TypeDef* UARTx);
```

**Parameters:**

**UARTx** is the specified UART channel.

**Description:**

Receive FIFO clear.

**Return:**

None

### 21.2.3.21 **UART\_TxFIFOFillLevel**

Transmit FIFO fill level to generate transmit interrupts.

**Prototype:**

```
void  
UART_TxFIFOFillLevel (TSB_SC_TypeDef* UARTx,  
                      uint32_t UARTFIFOType,  
                      uint32_t TxFIFOLevel);
```

**Parameters:**

*UARTx* is the specified UART channel.

*UARTFIFOType* is the UART FIFO size type.

This parameter can be one of the following values:

**UART\_FIFO\_4B** or **UART\_FIFO\_32B**.

*TxFIFOLevel* is transmit FIFO fill level.

When *UARTFIFOType* is **UART\_FIFO\_4B** this parameter can be one of the following values:

**UART\_TXFIFO4B\_FLEVLE\_0\_0B**, **UART\_TXFIFO4B\_FLEVLE\_1\_1B**,  
**UART\_TXFIFO4B\_FLEVLE\_2\_0B** or **UART\_TXFIFO4B\_FLEVLE\_3\_1B**.

When *UARTFIFOType* is **UART\_FIFO\_32B** this parameter can be one of the following values:

**UART\_TXFIFO32B\_FLEVLE\_0\_0B**, **UART\_TXFIFO32B\_FLEVLE\_1\_1B**,  
**UART\_TXFIFO32B\_FLEVLE\_2\_0B**, **UART\_TXFIFO32B\_FLEVLE\_3\_3B**,  
**UART\_TXFIFO32B\_FLEVLE\_4\_4B**, **UART\_TXFIFO32B\_FLEVLE\_5\_5B**,  
**UART\_TXFIFO32B\_FLEVLE\_6\_6B**, **UART\_TXFIFO32B\_FLEVLE\_7\_7B**,  
**UART\_TXFIFO32B\_FLEVLE\_8\_8B**, **UART\_TXFIFO32B\_FLEVLE\_9\_9B**,  
**UART\_TXFIFO32B\_FLEVLE\_10\_10B**, **UART\_TXFIFO32B\_FLEVLE\_11\_11B**,  
**UART\_TXFIFO32B\_FLEVLE\_12\_12B**, **UART\_TXFIFO32B\_FLEVLE\_13\_13B**,  
**UART\_TXFIFO32B\_FLEVLE\_14\_14B**, **UART\_TXFIFO32B\_FLEVLE\_15\_15B**,  
**UART\_TXFIFO32B\_FLEVLE\_16\_16B**, **UART\_TXFIFO32B\_FLEVLE\_17\_1B**,  
**UART\_TXFIFO32B\_FLEVLE\_18\_2B**, **UART\_TXFIFO32B\_FLEVLE\_19\_3B**,  
**UART\_TXFIFO32B\_FLEVLE\_20\_4B**, **UART\_TXFIFO32B\_FLEVLE\_21\_5B**,  
**UART\_TXFIFO32B\_FLEVLE\_22\_6B**, **UART\_TXFIFO32B\_FLEVLE\_23\_7B**,  
**UART\_TXFIFO32B\_FLEVLE\_24\_8B**, **UART\_TXFIFO32B\_FLEVLE\_25\_9B**,  
**UART\_TXFIFO32B\_FLEVLE\_26\_10B**, **UART\_TXFIFO32B\_FLEVLE\_27\_11B**,  
**UART\_TXFIFO32B\_FLEVLE\_28\_12B**, **UART\_TXFIFO32B\_FLEVLE\_29\_13B**,  
**UART\_TXFIFO32B\_FLEVLE\_30\_14B**, **UART\_TXFIFO32B\_FLEVLE\_31\_15B**.

**Description:**

Transmit FIFO fill level to generate transmit interrupts.

**Return:**

None

### 21.2.3.22 **UART\_TxFIFOINTSel**

Select TX interrupt generation condition.

**Prototype:**

void

```
UART_TxFIFOINTSel (TSB_SC_TypeDef* UARTx,  
                     uint32_t TxINTCondition);
```

**Parameters:**

**UARTx** is the specified UART channel.

**TxINTCondition** is TX interrupt generation condition.

This parameter can be one of the following values:

**UART\_TFIS\_REACH\_FLEVEL** or **UART\_TFIS\_REACH\_NOREACH\_FLEVEL**.

**Description:**

Select TX interrupt generation condition.

**Return:**

None

### 21.2.3.23 **UART\_TxFIFOClear**

TransmitFIFO clear.

**Prototype:**

void

```
UART_TxFIFOClear (TSB_SC_TypeDef* UARTx);
```

**Parameters:**

**UARTx** is the specified UART channel.

**Description:**

Transmit FIFO clear.

**Return:**

None

### 21.2.3.24 **UART\_TxBufferClear**

Transmit buffer clear.

**Prototype:**

```
void  
UART_TxBufferClear (TSB_SC_TypeDef* UARTx);
```

**Parameters:**

**UARTx** is the specified UART channel.

**Description:**

Transmit buffer clear.

**Return:**

None

### 21.2.3.25 **UART\_GetRxFIFOFillLevelStatus**

Status of receive FIFO fill level.

**Prototype:**

```
uint32_t  
UART_GetRxFIFOFillLevelStatus (TSB_SC_TypeDef* UARTx,  
                               uint32_t UARTFIFOType);
```

**Parameters:**

**UARTx** is the specified UART channel.

**UARTFIFOType** is the UART FIFO size type.

This parameter can be one of the following values:

**UART\_FIFO\_4B** or **UART\_FIFO\_32B**.

**Description:**

Status of receive FIFO fill level.

**Return:**

**UART\_TRXFIFO\_EMPTY**: TX FIFO fill level is empty.

**UART\_TRXFIFO\_1B**: TX FIFO fill level is 1 byte.

**UART\_TRXFIFO\_2B**: TX FIFO fill level is 2 bytes.

**UART\_TRXFIFO\_3B**: TX FIFO fill level is 3 bytes.

...

:

...

...

:

...

**UART\_TRXFIFO\_32B**: TX FIFO fill level is 32 bytes.

### 21.2.3.26 **UART\_GetRxFIFOOverRunStatus**

Receive FIFO overrun.

**Prototype:**

```
uint32_t  
UART_GetRxFIFOOverRunStatus (TSB_SC_TypeDef* UARTx);
```

**Parameters:**

**UARTx** is the specified UART channel.

**Description:**

Receive FIFO overrun.

**Return:**

**UART\_RXFIFO\_OVERRUN**: Flags for RX FIFO overrun.

### 21.2.3.27 **UART\_GetTxFIFOFillLevelStatus**

Status of transmit FIFO fill level.

**Prototype:**

```
uint32_t  
UART_GetTxFIFOFillLevelStatus (TSB_SC_TypeDef* UARTx,  
                               uint32_t UARTFIFOType);
```

**Parameters:**

**UARTx** is the specified UART channel.

**UARTFIFOType** is the UART FIFO size type.

This parameter can be one of the following values:

**UART\_FIFO\_4B** or **UART\_FIFO\_32B**.

**Description:**

Status of transmit FIFO fill level.

**Return:**

**UART\_TRXFIFO\_EMPTY**: TX FIFO fill level is empty.

**UART\_TRXFIFO\_1B**: TX FIFO fill level is 1 byte.

**UART\_TRXFIFO\_2B**: TX FIFO fill level is 2 bytes.

**UART\_TRXFIFO\_3B**: TX FIFO fill level is 3 bytes.

...

:

...

...

:

...

**UART\_TRXFIFO\_32B**: TX FIFO fill level is 32 bytes.

### 21.2.3.28 **UART\_GetTxFIFOUnderRunStatus**

Transmit FIFO under run

**Prototype:**

```
uint32_t  
UART_GetTxFIFOUnderRunStatus (TSB_SC_TypeDef* UARTx);
```

**Parameters:**

**UARTx** is the specified UART channel.

**Description:**

Transmit FIFO under run

**Return:**

**UART\_TXFIFO\_UNDERRUN**: Flags for TX FIFO under-run.

### 21.2.3.29 **UART\_SetRxDMAReq**

Enable or disable the specified UART channel DMA Request By receive interrupt INTRX.

**Prototype:**

```
void  
UART_SetRxDMAReq (TSB_SC_TypeDef* UARTx,  
                    FunctionalState NewState)
```

**Parameters:**

**UARTx** is the specified UART channel.

**NewState** is the new state of the UART channel DMA Request.

This parameter can be one of the following values:

**ENABLE** or **DISABLE**

**Description:**

This function will enable the Rx DMA Reuest of the specified UART channel selected by **UARTx** DMA Request when **NewState** is **ENABLE**, and disable the channel when **NewState** is **DISABLE**.

**Return:**

None

### 21.2.3.30 **UART\_SetTxDMAReq**

Enable or disable the specified UART channel DMA Request By receive interrupt INTTX.

**Prototype:**

void

UART\_SetTxDMAReq (TSB\_SC\_TypeDef\* **UARTx**,  
FunctionalState **NewState**)

**Parameters:**

**UARTx** is the specified UART channel.

**NewState** is the new state of the UART channel DMA Request.

This parameter can be one of the following values:

**ENABLE** or **DISABLE**

**Description:**

This function will enable the Tx DMA Request of the specified UART channel selected by **UARTx** DMA Request when **NewState** is **ENABLE**, and disable the channel when **NewState** is **DISABLE**.

**Return:**

None

### 21.2.3.31 **UART\_SetInputClock**

Selects input clock for prescaler.

**Prototype:**

void

UART\_SetInputClock (TSB\_SC\_TypeDef \* **UARTx**,  
                          uint32\_t **clock**)

**Parameters:**

**UARTx** is the specified UART channel.

**Clock** is Selects input clock for prescaler as PhiT0/2 or PhiT0.

This parameter can be one of the following values:

**0** : PhiT0/2

**1** : PhiT0

**Description:**

This function will select the specified UART channel by **UARTx** and specified the input clock for prescaler by **clock**

**Return:**

None

### 21.2.3.32 SIO\_SetInputClock

Selects input clock for prescaler.

**Prototype:**

void

```
SIO_SetInputClock (TSB_SC_TypeDef * SIOx,  
                    uint32_t Clock)
```

**Parameters:**

**SIOx** is the specified SIO channel.

**Clock** is Selects input clock for prescaler as PhiT0/2 or PhiT0.

This parameter can be one of the following values:

**SIO\_CLOCK\_T0\_HALF** : PhiT0/2

**SIO\_CLOCK\_T0** : PhiT0

**Description:**

This function will select the specified SIO channel by **SIOx** and specified the input clock for prescaler by **clock**

**Return:**

None

### 21.2.3.33 SIO\_Enable

Enable the specified SIO channel.

**Prototype:**

void

```
SIO_Enable(TSB_SC_TypeDef* SIOx)
```

**Parameters:**

**SIOx** is the specified SIO channel.

**Description:**

This function will enable the specified SIO channel selected by **SIOx**.

**Return:**

None

### 21.2.3.34 SIO\_Disable

Disable the specified SIO channel.

**Prototype:**

```
void  
SIO_Disable(TSB_SC_TypeDef* SIOx)
```

**Parameters:**

**SIOx** is the specified SIO channel.

**Description:**

This function will disable the specified SIO channel selected by **SIOx**.

**Return:**

None

### 21.2.3.35 SIO\_Init

Initialize and configure the specified SIO channel.

**Prototype:**

```
void  
SIO_Init(TSB_SC_TypeDef* SIOx,  
          uint32_t IOClkSel,  
          SIO_InitTypeDef* InitStruct)
```

**Parameters:**

**SIOx** is the specified SIO channel.

**InitStruct** is the structure containing basic SIO configuration. (refer to “Data Structure Description” for details).

**Description:**

This function will initialize and configure the specified SIO channel selected by **SIOx**.

**Return:**

None

### 21.2.3.36 SIO\_GetRxData

Get data received from the specified SIO channel.

**Prototype:**

```
Uint8_t  
SIO_GetRxData(TSB_SC_TypeDef* SIOx)
```

**Parameters:**

**SIOx** is the specified SIO channel.

**Description:**

This function will get the data received from the specified SIO channel selected by **SIOx**.

**Return:**

Data which has been received

### 21.2.3.37 SIO\_SetTxData

Set data to be sent and start transmitting from the specified SIO channel.

**Prototype:**

```
void  
SIO_SetTxData(TSB_SC_TypeDef* SIOx,  
               Uint8_t Data)
```

**Parameters:**

**SIOx** is the specified SIO channel.

**Data** is a frame to be sent.

**Description:**

This function will set the data to be sent from the specified SIO channel selected by **SIOx**.

**Return:**

None

## 21.2.4 Data Structure Description

### 21.2.4.1 UART\_InitTypeDef

**Data Fields:**

uint32\_t

---

**BaudRate** configures the UART communication baud rate ranging from 2400(bps) to 115200(bps) (\*).

uint32\_t

**DataBits** specifies data bits per transfer, which can be set as:

- **UART\_DATA\_BITS\_7** for 7-bit mode
- **UART\_DATA\_BITS\_8** for 8-bit mode
- **UART\_DATA\_BITS\_9** for 9-bit mode

uint32\_t

**StopBits** specifies the length of stop bit transmission in UART mode, which can be set as:

- **UART\_STOP\_BITS\_1** for 1 stop bit
- **UART\_STOP\_BITS\_2** for 2 stop bits

uint32\_t

**Parity** specifies the parity mode, which can be set as:

- **UART\_NO\_PARITY** for no parity
- **UART\_EVEN\_PARITY** for even parity
- **UART\_ODD\_PARITY** for odd parity

uint32\_t

**Mode** enables or disables reception, transmission or both, which can be set as one of the followings or both by using a logical OR operation:

- **UART\_ENABLE\_TX** for enabling transmission
- **UART\_ENABLE\_RX** for enabling reception

uint32\_t

**FlowCtrl** specifies whether the hardware flow control mode is enabled or disabled (\*\*).

It can be set as:

- **UART\_NONE\_FLOW\_CTRL** for no flow control

\*: If the frequency of fperiph (refer to CG for details) is set too low or too high, the baud rate can not be configured correctly.

\*\*: Only **UART\_NONE\_FLOW\_CTRL** is included in this version.

#### 21.2.4.2 SIO\_InitTypeDef

##### Data Fields:

uint32\_t

**InputClkEdge** Select the input clock edge, which can be set as:

- **SIO\_SCLKS\_TXDF\_RXDR** Data in the transfer buffer is sent to TXDx pin one bit at a time on the falling edge of SCLKx, data from RXDx pin is received in the receive buffer one bit at a time on the rising edge of SCLKx.

- **SIO\_SCLKS\_TXDR\_RXDF** Data in the transfer buffer is sent to TXDx pin one bit at a time on the rising edge of SCLKx, data from RXDx pin is received in the receive buffer one bit at a time on the falling edge of SCLKx.

uint32\_t

**TIDLE** The status of TXDx pin after output of the last bit, which can be set as:

- **SIO\_TIDLE\_LOW** Set the status of TXDx pin keep a low level output.
- **SIO\_TIDLE\_HIGH** Set the status of TXDx pin keep a high level output.
- **SIO\_TIDLE\_LAST** Set the status of TXDx pin keep a last bit.

uint32\_t

**TXDEMP** The status of TXDx pin when an under run error is occurred in SCLK input mode, which can be set as:

- **SIO\_TXDEMP\_LOW** Set the status of TXDx pin is low level output.
- **SIO\_TXDEMP\_HIGH** Set the status of TXDx pin is high level output.

uint32\_t

**EHOLDTime** The last bit hold time of TXDx pin in SCLK input mode, which can be set as:

- **SIO\_EHOLD\_FC\_2** Set a last bit hold time is 2/fc.
- **SIO\_EHOLD\_FC\_4** Set a last bit hold time is 4/fc.
- **SIO\_EHOLD\_FC\_8** Set a last bit hold time is 8/fc.
- **SIO\_EHOLD\_FC\_16** Set a last bit hold time is 16/fc.
- **SIO\_EHOLD\_FC\_32** Set a last bit hold time is 32/fc.
- **SIO\_EHOLD\_FC\_64** Set a last bit hold time is 64/fc.
- **SIO\_EHOLD\_FC\_128** Set a last bit hold time is 128/fc.

uint32\_t

**IntervalTime** Setting interval time of continuous transmission, which can be set as:

- **SIO\_SINT\_TIME\_NONE** Interval time is None.
- **SIO\_SINT\_TIME\_SCLK\_1** Interval time is 1xSCLK.
- **SIO\_SINT\_TIME\_SCLK\_2** Interval time is 2xSCLK.
- **SIO\_SINT\_TIME\_SCLK\_4** Interval time is 4xSCLK.
- **SIO\_SINT\_TIME\_SCLK\_8** Interval time is 8xSCLK.
- **SIO\_SINT\_TIME\_SCLK\_16** Interval time is 16xSCLK.
- **SIO\_SINT\_TIME\_SCLK\_32** Interval time is 32xSCLK.
- **SIO\_SINT\_TIME\_SCLK\_64** Interval time is 64xSCLK.

uint32\_t

**TransferMode** Setting transfer mode, which can be set as:

- **SIO\_TRANSFER\_PROHIBIT** Transfer prohibit.
- **SIO\_TRANSFER\_HALFDPX\_RX** Half duplex(Receive).
- **SIO\_TRANSFER\_HALFDPX\_TX** Half duplex(Transmit).
- **SIO\_TRANSFER\_FULLDPX** Full duplex.

uint32\_t

**TransferDir** Setting transfer mode, which can be set as:

- **SIO\_LSB\_FRIST** LSB first.
- **SIO\_MSB\_FRIST** MSB first.

uint32\_t

**Mode** enables or disables reception, transmission or both, which can be set as one of the followings or both by using a logical OR operation:

- **UART\_ENABLE\_TX** for enabling transmission.
- **UART\_ENABLE\_RX** for enabling reception.

uint32\_t

**DoubleBuffer** Double Buffer mode, which can be set as:

- **SIO\_WBUF\_DISABLE** Double buffer disable.
- **SIO\_WBUF\_ENABLE** Double buffer enable.

uint32\_t

**BaudRateClock** Select the input clock for baud rate generator, which can be set as:

- **SIO\_BR\_CLOCK\_TS0** Select the input clock to baud rate generator is TS0.
- **SIO\_BR\_CLOCK\_TS2** Select the input clock to baud rate generator is TS2.
- **SIO\_BR\_CLOCK\_TS8** Select the input clock to baud rate generator is TS8.
- **SIO\_BR\_CLOCK\_TS32** Select the input clock to baud rate generator is TS32.

uint32\_t

**Divider** Division ratio "N", which can be set as :

- **SIO\_BR\_DIVIDER\_16** Division ratio is 16.
- **SIO\_BR\_DIVIDER\_1** Division ratio is 1.
- **SIO\_BR\_DIVIDER\_2** Division ratio is 2.
- **SIO\_BR\_DIVIDER\_3** Division ratio is 3.
- **SIO\_BR\_DIVIDER\_4** Division ratio is 4.
- **SIO\_BR\_DIVIDER\_5** Division ratio is 5.
- **SIO\_BR\_DIVIDER\_6** Division ratio is 6.
- **SIO\_BR\_DIVIDER\_7** Division ratio is 7.
- **SIO\_BR\_DIVIDER\_8** Division ratio is 8.
- **SIO\_BR\_DIVIDER\_9** Division ratio is 9.
- **SIO\_BR\_DIVIDER\_10** Division ratio is 10.
- **SIO\_BR\_DIVIDER\_11** Division ratio is 11.
- **SIO\_BR\_DIVIDER\_12** Division ratio is 12.
- **SIO\_BR\_DIVIDER\_13** Division ratio is 13.
- **SIO\_BR\_DIVIDER\_14** Division ratio is 14.
- **SIO\_BR\_DIVIDER\_15** Division ratio is 15.

## 22. WDT

### 22.1 Overview

The watchdog timer (WDT) is for detecting malfunctions (runaways) of the CPU caused by noises or other disturbances and remedying them to return the CPU to normal operation.

The WDT drivers API provide a set of functions to configure WDT, including such parameters as detection time, output if counter overflows, the state of WDT when enter IDLE mode and so on.

This driver is contained in \Libraries\TX04\_Periph\_Driver\src\tmpm440\_wdt.c, with \Libraries/TX04\_Periph\_Driver\inc\tmpm440\_wdt.h containing the API definitions for use by applications.

### 22.2 API Functions

#### 22.2.1 Function List

- void WDT\_SetDetectTime(uint32\_t *DetectTime*)
- void WDT\_SetIdleMode(FunctionalState *NewState*)
- void WDT\_SetOverflowOutput(uint32\_t *OverflowOutput*)
- void WDT\_Init(WDT\_InitTypeDef \* *InitStruct*)
- void WDT\_Enable(void)
- void WDT\_Disable(void)
- void WDT\_WriteClearCode(void)

#### 22.2.2 Detailed Description

Functions listed above can be divided into two parts:

- 1) The Watchdog Timer basic function are handled by the WDT\_SetDetectTime(), WDT\_SetOverflowOutput(), WDT\_Init(), WDT\_Enable(), WDT\_Disable(), and WDT\_WriteClearCode() functions.
- 2) Run or stop the WDT counter when enter IDLE mode is handled by the WDT\_SetIdleMode().

## 22.2.3 Function Documentation

### 22.2.3.1 WDT\_SetDetectTime

Set detection time for WDT.

**Prototype:**

void

WDT\_SetDetectTime(uint32\_t *DetectTime*)

**Parameters:**

***DetectTime*:** Set the detection time

This parameter can be one of the following values:

- **WDT\_DETECT\_TIME\_EXP\_15:** *DetectTime* is  $2^{15}/\text{fsys}$
- **WDT\_DETECT\_TIME\_EXP\_17:** *DetectTime* is  $2^{17}/\text{fsys}$
- **WDT\_DETECT\_TIME\_EXP\_19:** *DetectTime* is  $2^{19}/\text{fsys}$
- **WDT\_DETECT\_TIME\_EXP\_21:** *DetectTime* is  $2^{21}/\text{fsys}$
- **WDT\_DETECT\_TIME\_EXP\_23:** *DetectTime* is  $2^{23}/\text{fsys}$
- **WDT\_DETECT\_TIME\_EXP\_25:** *DetectTime* is  $2^{25}/\text{fsys}$

**Description:**

This function will set detection time for WDT.

**Return:**

None

### 22.2.3.2 WDT\_SetIdleMode

Run or stop the WDT counter when the system enters IDLE mode.

**Prototype:**

void

WDT\_SetIdleMode(FunctionalState *NewState*)

**Parameters:**

***NewState*:** Run or stop WDT counter.

This parameter can be one of the following values:

- **ENABLE:** Run the WDT counter.
- **DISABLE.** Stop the WDT counter.

**Description:**

This function will run the WDT counter when the system enters IDLE mode when **NewState** is **ENABLE**, and stop the WDT counter when the system enters IDLE mode when **NewState** is **DISABLE**.

**Notes:**

If CPU needs to enter the IDLE mode, this function must be called with appropriate parameter.

**Return:**

None

### 22.2.3.3 WDT\_SetOverflowOutput

Set WDT to generate NMI interrupt or reset when the counter overflows.

**Prototype:**

void

WDT\_SetOverflowOutput(uint32\_t *OverflowOutput*)

**Parameters:**

**OverflowOutput**: Select function of WDT when counter overflow.

This parameter can be one of the following values:

- **WDT\_NMIINT**: Set WDT to generate NMI interrupt when counter overflows.
- **WDT\_WDOUT**: Set WDT to generate reset when counter overflows.

**Description:**

This function will set WDT to generate NMI interrupt if the counter overflows when **OverflowOutput** is **WDT\_NMIINT**, and set WDT to generate reset if the counter overflows when **OverflowOutput** is **WDT\_WDOUT**.

**Return:**

None

### 22.2.3.4 WDT\_Init

Initialize and configure WDT.

**Prototype:**

void

WDT\_Init (WDT\_InitTypeDef\* *InitStruct*)

**Parameters:**

**InitStruct**: The structure containing basic WDT configuration including detect time and WDT output when counter overflow. (Refer to “Data structure Description” for details)

**Description:**

This function will initialize and configure the WDT detection time and the output of WDT when the counter overflows. **WDT\_SetDetectTime()** and **WDT\_SetOverflowOutput()** will be called by it.

**Return:**

None

### **22.2.3.5 WDT\_Enable**

Enable the WDT function.

**Prototype:**

```
void  
WDT_Enable(void)
```

**Parameters:**

None

**Description:**

This function will enable WDT.

**Return:**

None

### **22.2.3.6 WDT\_Disable**

Disable the WDT function.

**Prototype:**

```
void  
WDT_Disable(void)
```

**Parameters:**

None

**Description:**

This function will disable WDT.

**Return:**

None

### 22.2.3.7 WDT\_WriteClearCode

Write the clear code.

**Prototype:**

void

WDT\_WriteClearCode (void)

**Parameters:**

None

**Description:**

This function will clear the WDT counter.

**Return:**

None

## 22.2.4 Data Structure Description

### 22.2.4.1 WDT\_InitTypeDef

**Data Fields:**

uint32\_t

**DetectTime** Set WDT detection time, which can be set as:

- **WDT\_DETECT\_TIME\_EXP\_15:** *DetectTime* is  $2^{15}/\text{fsys}$
- **WDT\_DETECT\_TIME\_EXP\_17:** *DetectTime* is  $2^{17}/\text{fsys}$
- **WDT\_DETECT\_TIME\_EXP\_19:** *DetectTime* is  $2^{19}/\text{fsys}$
- **WDT\_DETECT\_TIME\_EXP\_21:** *DetectTime* is  $2^{21}/\text{fsys}$
- **WDT\_DETECT\_TIME\_EXP\_23:** *DetectTime* is  $2^{23}/\text{fsys}$
- **WDT\_DETECT\_TIME\_EXP\_25:** *DetectTime* is  $2^{25}/\text{fsys}$

uint32\_t

**OverflowOutput** Select the action when the WDT counter overflows, which can be set as:

- **WDT\_WDOUT:** Set WDT to generate reset when the counter overflows.
- **WDT\_NMIINT:** Set WDT to generate NMI interrupt when the counter overflows.

## 23. PSC

### 23.1 Overview

TOSHIBA TMPM440 incorporates PSC (Programmable Servo/Sequence Controller) as a servo controller for motors or a sequence controller for various equipments.

TOSHIBA TMPM440 contains four units PSC (Programmable servo controller).The PSC driver APIs provide a set of functions to configure the PSC access driver function.

All driver APIs are contained in /Libraries/TX04\_Periph\_Driver/src/tmpm440\_psc.c, with/Libraries/TX04\_Periph\_Driver/inc/tmpm440\_psc.h containing the macros, data types, structures and API definitions for use by applications.

### 23.2 API Functions

#### 23.2.1 Function List

- ◆ void PSC\_SetAccumulator(uint32\_t **UA0**);
- ◆ uint32\_t PSC\_GetAccumulator(void);
- ◆ void PSC\_SetMultiPIReg(uint32\_t **UM0**);
- ◆ uint32\_t PSC\_GetMultiPIReg(void);
- ◆ void PSC\_SetShiftCountReg(uint32\_t **UM1**);
- ◆ uint32\_t PSC\_GetShiftCountReg(void);
- ◆ void PSC\_SetUpperLimitReg(uint32\_t **UL0**);
- ◆ uint32\_t PSC\_GetUpperLimitReg(void);
- ◆ void PSC\_SetLowerLimitReg(uint32\_t **UL1**);
- ◆ uint32\_t PSC\_GetLowerLimitReg(void);
- ◆ void PSC\_SetAddSubReg0(uint32\_t **UR0**);
- ◆ uint32\_t PSC\_GetAddSubReg0(void);
- ◆ void PSC\_SetAddSubReg1(uint32\_t **UR1**);
- ◆ uint32\_t PSC\_GetAddSubReg1(void);
- ◆ void PSC\_SetArithmeticParameter(PSC\_ArithmeticPARAM **Param**);
- ◆ PSC\_ArithmeticPARAM PSC\_GetArithmeticParameter(void);
- ◆ void PSC\_SetAddrPointer0(uint32\_t **AP0**);
- ◆ uint32\_t PSC\_GetAddrPointer0(void);
- ◆ void PSC\_SetAddrPointer1(uint32\_t **AP1**);
- ◆ uint32\_t PSC\_GetAddrPointer1(void);
- ◆ void PSC\_SetAddrPointer2(uint32\_t **AP2**);
- ◆ uint32\_t PSC\_GetAddrPointer2(void);
- ◆ void PSC\_SetAddrPointer3(uint32\_t **AP3**);

- ◆ uint32\_t PSC\_GetAddrPointer3(void);
- ◆ void PSC\_SetBreakPointer(uint32\_t **BR0**);
- ◆ uint32\_t PSC\_GetBreakPointer(void);
- ◆ void PSC\_SetProgramPointer(uint32\_t **PG0**);
- ◆ uint32\_t PSC\_GetProgramPointer(void);
- ◆ void PSC\_SetRepetProcVectPointer(uint32\_t **VG0**);
- ◆ uint32\_t PSC\_GetRepetProcVectPointer(void);
- ◆ void PSC\_SetBreakFUNC(FunctionalState **NewState**);
- ◆ void PSC\_SetStepFUNC(FunctionalState **NewState**);
- ◆ void PSC\_SetExecutionFUNC(FunctionalState **NewState**);
- ◆ void PSC\_SetArithmeticResult(PSC\_ArithmeticResult **ArithmeticResult**);
- ◆ PSC\_ArithmeticResult PSC\_GetArithmeticResult(void);
- ◆ void PSC\_SetTriggerEventFUNC(uint32\_t **Event**, FunctionalState **NewState**);
- ◆ FunctionalState PSC\_GetTriggerEventState(uint32\_t **Event**);
- ◆ void PSC\_SetTriggerEventEdge(uint32\_t **Event**, PSC\_TriggerEventEdge **Edge**);
- ◆ PSC\_TriggerEventEdge PSC\_GetTriggerEventEdge(uint32\_t **Event**);
- ◆ PSC\_OverRunFlag PSC\_GetOverRunFlag(void);
- ◆ PSC\_StartupFlag PSC\_GetStartupFlag(void);
- ◆ void PSC\_ClearEventOverrunFlag(uint32\_t **Event**);
- ◆ void PSC\_SetStartup(uint32\_t **Event**);
- ◆ void PSC\_SetOutputData(uint8\_t **Data**);
- ◆ void PSC\_SetOutputDataBit(uint8\_t **Bit\_x**, uint8\_t **BitValue**);
- ◆ void PSC\_SetDataOutputFUNC(uint8\_t **Bit\_x**, FunctionalState **NewState**);
- ◆ FunctionalState PSC\_GetDataOutputState(uint8\_t **Bit\_x**);
- ◆ uint8\_t PSC\_GetInputData(void);
- ◆ uint8\_t PSC\_GetInputDataBit(uint8\_t **Bit\_x**);
- ◆ PSC\_ExecutionState PSC\_GetExecutionState(void);

### 23.2.2 Detailed Description

Functions listed above can be divided into three parts:

1) Setting the Register of PSC.

PSC\_SetAccumulator(), PSC\_SetMultiplReg(), PSC\_SetShiftCountReg(),  
PSC\_SetUpperLimitReg(), PSC\_SetLowerLimitReg(), PSC\_SetAddSubReg0(),  
PSC\_SetAddSubReg1(), PSC\_SetArithmeticParameter(), PSC\_SetAddrPointer0(),  
PSC\_SetAddrPointer1(), PSC\_SetAddrPointer2(), PSC\_SetAddrPointer3(),  
PSC\_SetBreakPointer(), PSC\_SetProgramPointer(), PSC\_SetRepetProcVectPointer(),  
PSC\_SetArithmeticResult()

2) Getting the Register of PSC.

PSC\_GetAccumulator(), PSC\_GetMultiplReg(), PSC\_GetShiftCountReg(),  
PSC\_GetUpperLimitReg(), PSC\_GetLowerLimitReg(), PSC\_GetAddSubReg0(),

PSC\_GetAddSubReg1(), PSC\_GetAddrPointer0(), PSC\_GetAddrPointer1(),  
PSC\_GetAddrPointer2(), PSC\_GetAddrPointer3(), PSC\_GetBreakPointer(),  
PSC\_GetProgramPointer(), PSC\_GetRepetProcVectPointer(),  
PSC\_GetArithmeticParameter(), PSC\_GetArithmeticResult()

### 3) Others

PSC\_SetBreakFUNC(), PSC\_SetStepFUNC(), PSC\_SetExecutionFUNC(),  
PSC\_SetTriggerEventFUNC(), PSC\_GetTriggerEventState(),  
PSC\_SetTriggerEventEdge(), PSC\_GetTriggerEventEdge(), PSC\_GetOverRunFlag(),  
PSC\_GetStartupFlag(), PSC\_ClearEventOverrunFlag(), PSC\_SetStartup(),  
PSC\_SetOutputData(), PSC\_SetOutputDataBit(), PSC\_SetDataOutputFUNC(),  
PSC\_GetDataOutputState(), PSC\_GetInputData(), PSC\_GetInputDataBit(),  
PSC\_GetExecutionState().

## 23.2.3 Function Documentation

### 23.2.3.1 PSC\_SetAccumulator

Set to Accumulator

**Prototype:**

void  
PSC\_SetAccumulator (uint32\_t *UA0*)

**Parameters:**

*UA0*: Value of 32bit

**Description:**

Set to Accumulator.

**Return:**

None

### 23.2.3.2 PSC\_GetAccumulator

Get Accumulator

**Prototype:**

uint32\_t  
PSC\_GetAccumulator (void)

**Parameters:**

None

**Description:**

Get Accumulator.

**Return:**

Value of 32bit

**23.2.3.3 PSC\_SetMultiplReg**

Set to Multiplier register

**Prototype:**

void

PSC\_SetMultiplReg (uint32\_t **UMO**)

**Parameters:**

**UMO**: Value of 32bit

**Description:**

Set to Multiplier register.

**Return:**

None

**23.2.3.4 PSC\_GetMultiplReg**

Get Multiplier register

**Prototype:**

uint32\_t

PSC\_GetMultiplReg (void)

**Parameters:**

None

**Description:**

Get Multiplier register.

**Return:**

Value of 32bit

**23.2.3.5 PSC\_SetShiftCountReg**

Set to Shift count register

**Prototype:**

void  
PSC\_SetShiftCountReg (uint32\_t *UM1*)

**Parameters:**

*UM1*: Value of 32bit

**Description:**

Set to Shift count register.

**Return:**

None

### 23.2.3.6 PSC\_SetShiftCountReg

Get Shift count register

**Prototype:**

uint32\_t  
PSC\_GetShiftCountReg (void)

**Parameters:**

None

**Description:**

Get Shift count register.

**Return:**

Value of 32bit

### 23.2.3.7 PSC\_SetUpperLimitReg

Set to Upper limit value register

**Prototype:**

void  
PSC\_SetUpperLimitReg (uint32\_t *UL0*)

**Parameters:**

*UL0*: Value of 32bit

**Description:**

Set to Upper limit value register.

**Return:**

None

**23.2.3.8 PSC\_SetUpperLimitReg**

Get Upper limit value register

**Prototype:**

```
uint32_t  
PSC_SetUpperLimitReg (void)
```

**Parameters:**

None

**Description:**

Get Upper limit value register.

**Return:**

Value of 32bit

**23.2.3.9 PSC\_SetLowerLimitReg**

Set to Lower limit value register

**Prototype:**

```
void  
PSC_SetLowerLimitReg (uint32_t UL1)
```

**Parameters:**

*UL1*: Value of 32bit

**Description:**

Set to Lower limit value register.

**Return:**

None

**23.2.3.10 PSC\_GetLowerLimitReg**

Get Lower limit value register

**Prototype:**

```
uint32_t  
PSC_GetLowerLimitReg (void)
```

**Parameters:**

None

**Description:**

Get Lower limit value register.

**Return:**

Value of 32bit

### 23.2.3.11 PSC\_SetAddSubReg0

Set to Add sub value register0

**Prototype:**

```
void  
PSC_SetAddSubReg0 (uint32_t UR0)
```

**Parameters:**

*UR0*: Value of 32bit

**Description:**

Set to Add sub value register.

**Return:**

None

### 23.2.3.12 PSC\_GetAddSubReg0

Get Add sub value register0

**Prototype:**

```
uint32_t  
PSC_GetAddSubReg0 (void)
```

**Parameters:**

None

**Description:**

Get Add sub value register.

**Return:**

Value of 32bit

**23.2.3.13 PSC\_SetAddSubReg1**

Set to Add sub value register1

**Prototype:**

void

PSC\_SetAddSubReg1 (uint32\_t **UR1**)

**Parameters:**

**UR1**: Value of 32bit

**Description:**

Set to Add sub value register.

**Return:**

None

**23.2.3.14 PSC\_GetAddSubReg1**

Get Add sub value register1

**Prototype:**

uint32\_t

PSC\_GetAddSubReg1 (void)

**Parameters:**

None

**Description:**

Get Add sub value register.

**Return:**

Value of 32bit

**23.2.3.15 PSC\_SetArithmeticParameter**

Set to Arithmetic parameter signed register

**Prototype:**

```
void  
PSC_SetArithmeticParameter (PSC_ArithmeticPARAM Param)
```

**Parameters:**

**Param**: The union that indicates arithmetic parameter signed register.  
(Refer to “Data Structure Description” for details).

**Description:**

Set to Arithmetic parameter signed register.

**Return:**

None

### 23.2.3.16 PSC\_GetArithmeticParameter

Get Arithmetic parameter signed register

**Prototype:**

```
PSC_ArithmeticPARAM  
PSC_GetArithmeticParameter (void)
```

**Parameters:**

None

**Description:**

Get Arithmetic parameter signed register.

**Return:**

The union that indicates arithmetic parameter signed register.  
(Refer to “Data Structure Description” for details).

### 23.2.3.17 PSC\_SetAddrPointer0

Set to Address pointer0

**Prototype:**

```
void  
PSC_SetAddrPointer0 (uint32_t AP0)
```

**Parameters:**

**AP0**: Value of 32bit

**Description:**

Set to Address pointer0.

**Return:**

None

**23.2.3.18 PSC\_SetAddrPointer0**

Get Address pointer0

**Prototype:**

```
uint32_t  
PSC_SetAddrPointer0 (void)
```

**Parameters:**

None

**Description:**

Get Address pointer0.

**Return:**

Value of 32bit

**23.2.3.19 PSC\_SetAddrPointer1**

Set to Address pointer1

**Prototype:**

```
void  
PSC_SetAddrPointer1 (uint32_t AP1)
```

**Parameters:**

**AP1**: Value of 32bit

**Description:**

Set to Address pointer1.

**Return:**

None

**23.2.3.20 PSC\_GetAddrPointer1**

Get Address pointer1

**Prototype:**

uint32\_t  
PSC\_GetAddrPointer1 (void)

**Parameters:**

None

**Description:**

Get Address pointer1.

**Return:**

Value of 32bit

### 23.2.3.21 PSC\_SetAddrPointer2

Set to Address pointer2

**Prototype:**

void  
PSC\_SetAddrPointer2 (uint32\_t **AP2**)

**Parameters:**

**AP2**: Value of 32bit

**Description:**

Set to Address pointer2.

**Return:**

None

### 23.2.3.22 PSC\_GetAddrPointer2

Get Address pointer2

**Prototype:**

uint32\_t  
PSC\_GetAddrPointer2 (void)

**Parameters:**

None

**Description:**

Get Address pointer2.

**Return:**

Value of 32bit

**23.2.3.23 PSC\_SetAddrPointer3**

Set to Address pointer3

**Prototype:**

void

PSC\_SetAddrPointer3 (uint32\_t **AP3**)

**Parameters:**

**AP3**: Value of 32bit

**Description:**

Set to Address pointer3.

**Return:**

None

**23.2.3.24 PSC\_GetAddrPointer3**

Get Address pointer3

**Prototype:**

uint32\_t

PSC\_GetAddrPointer3 (void)

**Parameters:**

None

**Description:**

Get Address pointer3.

**Return:**

Value of 32bit

**23.2.3.25 PSC\_SetBreakPointer**

Set to Break pointer

**Prototype:**

```
void  
PSC_SetBreakPointer (uint32_t BR0)
```

**Parameters:**

**BR0**: Value of 32bit

**Description:**

Set to Break pointer.

**Return:**

None

### 23.2.3.26 PSC\_SetBreakPointer

Get Break pointer

**Prototype:**

```
uint32_t  
PSC_GetBreakPointer (void)
```

**Parameters:**

None

**Description:**

Get Break pointer.

**Return:**

Value of 32bit

### 23.2.3.27 PSC\_SetProgramPointer

Set to Program pointer

**Prototype:**

```
void  
PSC_SetProgramPointer (uint32_t PG0)
```

**Parameters:**

**PG0**: Value of 32bit

**Description:**

Set to Program pointer.

**Return:**

None

### **23.2.3.28 PSC\_GetProgramPointer**

Get Program pointer

**Prototype:**

```
uint32_t  
PSC_GetProgramPointer (void)
```

**Parameters:**

None

**Description:**

Get Program pointer.

**Return:**

Value of 32bit

### **23.2.3.29 PSC\_SetRepetProcVectPointer**

Set to Repeat process vector pointer

**Prototype:**

```
void  
PSC_SetRepetProcVectPointer (uint32_t VG0)
```

**Parameters:**

*VG0*: Value of 32bit

**Description:**

Set to Repeat process vector pointer.

**Return:**

None

### **23.2.3.30 PSC\_GetRepetProcVectPointer**

Get Repeat process vector pointer

**Prototype:**

```
uint32_t  
PSC_GetRepetProcVectPointer (void)
```

**Parameters:**

None

**Description:**

Get Repeat process vector pointer.

**Return:**

Value of 32bit

### 23.2.3.31 PSC\_SetBreakFUNC

Enable or disable Break function

**Prototype:**

```
void  
PSC_SetBreakFUNC (FunctionalState NewState)
```

**Parameters:**

**NewState**: Specify Break function state.

This parameter can be one of the following values:

- **DISABLE**: <BRK>=0
- **ENABLE**: <BRK>=1

**Description:**

Enable or disable Break function.

**Return:**

None

### 23.2.3.32 PSC\_SetStepFUNC

Enable or disable Step function

**Prototype:**

```
void  
PSC_SetStepFUNC (FunctionalState NewState)
```

**Parameters:**

**NewState**: Specify Step function state.

This parameter can be one of the following values:

- **DISABLE**: <STEP>=0
- **ENABLE**: <STEP>=1

**Description:**

Enable or disable Step function.

**Return:**

None

### 23.2.3.33 PSC\_SetExecutionFUNC

Enable or disable Program execution

**Prototype:**

void

PSC\_SetExecutionFUNC (FunctionalState **NewState**)

**Parameters:**

**NewState**: Specify Program execution state.

This parameter can be one of the following values:

- **DISABLE**: <START>=0
- **ENABLE**: <START>=1

**Description:**

Enable or disable Program execution.

**Return:**

None

### 23.2.3.34 PSC\_SetArithmeticResult

Set to Arithmetic result register

**Prototype:**

void

PSC\_SetArithmeticResult (PSC\_ArithmeticResult **ArithmeticResult**)

**Parameters:**

**ArithmeticResult**: The union that indicates arithmetic result register.  
(Refer to “Data Structure Description” for details).

**Description:**

Set to Arithmetic result register.

**Return:**

None

### 23.2.3.35 PSC\_GetArithmeticResult

Get Arithmetic result register

**Prototype:**

PSC\_ArithmeticResult  
PSC\_GetArithmeticResult (void)

**Parameters:**

None

**Description:**

Get Arithmetic result register.

**Return:**

The union that indicates arithmetic result register.  
(Refer to “Data Structure Description” for details).

### 23.2.3.36 PSC\_SetTriggerEventFUNC

Enable or disable the startup event trigger

**Prototype:**

void  
PSC\_SetTriggerEventFUNC (uint32\_t *Event*, FunctionalState *NewState*)

**Parameters:**

*Event*: Select the number of startup trigger event.

This parameter can be one of the following values or their combination:

- **PSC\_TRIGGER\_EVENT\_0**: No.0 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_1**: No.1 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_2**: No.2 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_3**: No.3 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_4**: No.4 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_5**: No.5 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_6**: No.6 peripheral startup trigger is selected

- **PSC\_TRIGGER\_EVENT\_7:** No.7 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_8:** No.8 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_9:** No.9 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_10:** No.10 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_11:** No.11 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_12:** No.12 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_13:** No.13 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_14:** No.14 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_15:** No.15 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_ALL:** All the peripheral startup triggers is selected

**NewState:** Specify startup event trigger state.

- **ENABLE:** Enable selected peripheral startup trigger execution.
- **DISABLE:** Disable selected peripheral startup trigger execution.

**Description:**

Enable or disable the startup event trigger.

**Return:**

None

### 23.2.3.37 PSC\_GetTriggerEventState

Get the startup event trigger state

**Prototype:**

FunctionalState

PSC\_GetTriggerEventState (uint32\_t **Event**)

**Parameters:**

**Event:** Select the number of startup trigger event.

This parameter can be one of the following values:

- **PSC\_TRIGGER\_EVENT\_0:** No.0 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_1:** No.1 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_2:** No.2 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_3:** No.3 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_4:** No.4 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_5:** No.5 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_6:** No.6 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_7:** No.7 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_8:** No.8 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_9:** No.9 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_10:** No.10 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_11:** No.11 peripheral startup trigger is selected

- **PSC\_TRIGGER\_EVENT\_12:** No.12 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_13:** No.13 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_14:** No.14 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_15:** No.15 peripheral startup trigger is selected

**Description:**

Get the startup event trigger state.

**Return:**

**ENABLE:** Selected peripheral startup trigger execution is enabled.

**DISABLE:** Selected peripheral startup trigger execution is disabled.

### 23.2.3.38 PSC\_SetTriggerEventEdge

Select the edge of startup trigger event 8 to 11

**Prototype:**

void

PSC\_SetTriggerEventEdge (uint32\_t *Event*, PSC\_TriggerEventEdge *Edge*)

**Parameters:**

**Event:** Select the number of startup trigger event.

This parameter can be one of the following values or their combination:

- **PSC\_TRIGGER\_EVENT\_8:** No.8 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_9:** No.9 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_10:** No.10 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_11:** No.11 peripheral startup trigger is selected

**Edge:** Specify the edge of startup trigger event 8 to 11.

This parameter can be one of the following values:

- **PSC\_START\_TRIGGER\_FALLING:** The startup trigger event is falling edge.
- **PSC\_START\_TRIGGER\_RISING:** The startup trigger event is rising edge.

**Description:**

Select the edge of startup trigger event 8 to 11.

**Return:**

None

### 23.2.3.39 PSC\_GetTriggerEventEdge

Get the edge of startup trigger event 8 to 11

**Prototype:**

PSC\_TriggerEventEdge  
PSC\_GetTriggerEventEdge (uint32\_t *Event*)

**Parameters:**

*Event*: Select the number of startup trigger event.

This parameter can be one of the following values:

- **PSC\_TRIGGER\_EVENT\_8**: No.8 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_9**: No.9 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_10**: No.10 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_11**: No.11 peripheral startup trigger is selected

**Description:**

Get the edge of startup trigger event 8 to 11.

**Return:**

**PSC\_START\_TRIGGER\_FALLING**: The startup trigger event is falling edge.

**PSC\_START\_TRIGGER\_RISING**: The startup trigger event is rising edge.

### 23.2.3.40 PSC\_GetOverRunFlag

Get overrun flag caused by the startup trigger event No.15 to 0.

**Prototype:**

PSC\_OverRunFlag  
PSC\_GetOverRunFlag (void)

**Parameters:**

None

**Description:**

Get overrun flag caused by the startup trigger event No.15 to 0.

**Return:**

The union that indicates overrun flag.

(Refer to “Data Structure Description” for details).

### 23.2.3.41 PSC\_GetStartupFlag

Get startup event occurrence flag caused by the startup trigger event No.15 to 0.

**Prototype:**

PSC\_StartupFlag  
PSC\_GetStartupFlag (void)

**Parameters:**

None

**Description:**

Get startup event occurrence flag caused by the startup trigger event No.15 to 0.

**Return:**

The union that indicates startup event occurrence flag.  
(Refer to “Data Structure Description” for details).

### 23.2.3.42 PSC\_ClearEventOverrunFlag

Clear the startup event tag/overrun flag caused by No.15 to 0.

**Prototype:**

void

PSC\_ClearEventOverrunFlag (uint32\_t *Event*)

**Parameters:**

*Event*: Select the number of startup trigger event.

This parameter can be one of the following values or their combination:

- **PSC\_TRIGGER\_EVENT\_0**: No.0 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_1**: No.1 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_2**: No.2 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_3**: No.3 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_4**: No.4 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_5**: No.5 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_6**: No.6 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_7**: No.7 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_8**: No.8 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_9**: No.9 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_10**: No.10 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_11**: No.11 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_12**: No.12 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_13**: No.13 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_14**: No.14 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_15**: No.15 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_ALL**: All the peripheral startup triggers is selected

**Description:**

Clear the startup event tag/overrun flag caused by No.15 to 0.

**Return:**

None

### 23.2.3.43 PSC\_SetStartup

Set the startup trigger events of peripheral functions by CPU

**Prototype:**

void

PSC\_SetStartup (uint32\_t *Event*)

**Parameters:**

*Event*: Select the number of startup trigger event.

This parameter can be one of the following values:

- **PSC\_TRIGGER\_EVENT\_0**: No.0 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_1**: No.1 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_2**: No.2 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_3**: No.3 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_4**: No.4 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_5**: No.5 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_6**: No.6 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_7**: No.7 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_8**: No.8 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_9**: No.9 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_10**: No.10 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_11**: No.11 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_12**: No.12 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_13**: No.13 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_14**: No.14 peripheral startup trigger is selected
- **PSC\_TRIGGER\_EVENT\_15**: No.15 peripheral startup trigger is selected

**Description:**

Set the startup trigger events of peripheral functions by CPU.

**Return:**

None

### 23.2.3.44 PSC\_SetOutputData

Set output data for PSC.

**Prototype:**

void

PSC\_SetOutputData (uint8\_t **Data**)

**Parameters:**

**Data:** Specified value will be written to PSCxPTOUT register.

**Description:**

Set output data for PSC.

**Return:**

None

### 23.2.3.45 PSC\_SetOutputDataBit

Set output data bit for PSC

**Prototype:**

void

PSC\_SetOutputDataBit (uint8\_t **Bit\_x**, uint8\_t **BitValue**)

**Parameters:**

**Bit\_x:** Select PSC output bit.

This parameter can be one of the following values or their combination:

- **PSC\_BIT\_0:** PSC port bit 0
- **PSC\_BIT\_1:** PSC port bit 1
- **PSC\_BIT\_2:** PSC port bit 2
- **PSC\_BIT\_3:** PSC port bit 3
- **PSC\_BIT\_4:** PSC port bit 4
- **PSC\_BIT\_5:** PSC port bit 5
- **PSC\_BIT\_6:** PSC port bit 6
- **PSC\_BIT\_7:** PSC port bit 7
- **PSC\_BIT\_ALL:** PSC port

**BitValue:** The value of specified Bit will be set.

This parameter can be one of the following values:

- **PSC\_BIT\_VALUE\_0:** Clear PSC pin,
- **PSC\_BIT\_VALUE\_1:** Set PSC pin.

**Description:**

Set output data bit for PSC.

**Return:**

None

### 23.2.3.46 PSC\_SetDataOutputFUNC

Enable or disable data output for PSC

**Prototype:**

void

PSC\_SetDataOutputFUNC (uint8\_t *Bit\_x*, FunctionalState *NewState*)

**Parameters:**

*Bit\_x*: Select PSC output bit.

This parameter can be one of the following values or their combination:

- **PSC\_BIT\_0**: PSC port bit 0
- **PSC\_BIT\_1**: PSC port bit 1
- **PSC\_BIT\_2**: PSC port bit 2
- **PSC\_BIT\_3**: PSC port bit 3
- **PSC\_BIT\_4**: PSC port bit 4
- **PSC\_BIT\_5**: PSC port bit 5
- **PSC\_BIT\_6**: PSC port bit 6
- **PSC\_BIT\_7**: PSC port bit 7
- **PSC\_BIT\_ALL**: PSC port

*NewState*: Specify data output state.

This parameter can be one of the following values:

- **ENABLE**: Enable output ,
- **DISABLE**: Disable output.

**Description:**

Enable or disable data output for PSC.

**Return:**

None

### 23.2.3.47 PSC\_GetDataOutputState

Get the state of data output for PSC

**Prototype:**

FunctionalState

PSC\_GetDataOutputState (uint8\_t *Bit\_x*)

**Parameters:**

**Bit\_x:** Select PSC output bit.

This parameter can be one of the following values:

- **PSC\_BIT\_0:** PSC port bit 0
- **PSC\_BIT\_1:** PSC port bit 1
- **PSC\_BIT\_2:** PSC port bit 2
- **PSC\_BIT\_3:** PSC port bit 3
- **PSC\_BIT\_4:** PSC port bit 4
- **PSC\_BIT\_5:** PSC port bit 5
- **PSC\_BIT\_6:** PSC port bit 6
- **PSC\_BIT\_7:** PSC port bit 7

**Description:**

Get the state of data output for PSC.

**Return:**

**ENABLE:** The selected PSC port bit output is enabled,

**DISABLE:** The selected PSC port bit output is disabled,

### 23.2.3.48 PSC\_GetInputData

Get input data for PSC

**Prototype:**

```
uint8_t  
PSC_GetInputData (void)
```

**Parameters:**

None

**Description:**

Get input data for PSC.

**Return:**

Input data

### 23.2.3.49 PSC\_GetInputDataBit

Get input data bit for PSC

**Prototype:**

```
uint8_t  
PSC_GetInputDataBit (uint8_t Bit_x)
```

**Parameters:**

*Bit\_x*: Select PSC input bit.

This parameter can be one of the following values:

- **PSC\_BIT\_0**: PSC port bit 0
- **PSC\_BIT\_1**: PSC port bit 1
- **PSC\_BIT\_2**: PSC port bit 2
- **PSC\_BIT\_3**: PSC port bit 3
- **PSC\_BIT\_4**: PSC port bit 4
- **PSC\_BIT\_5**: PSC port bit 5
- **PSC\_BIT\_6**: PSC port bit 6
- **PSC\_BIT\_7**: PSC port bit 7

**Description:**

Get input data bit for PSC.

**Return:**

**PSC\_BIT\_VALUE\_0**: The selected PSC port bit input is 0,

**PSC\_BIT\_VALUE\_1**: The selected PSC port bit input is 1.

### 23.2.3.50 PSC\_GetExecutionState

Get the state of PSC program execution

**Prototype:**

PSC\_ExecutionState

PSC\_GetExecutionState (void)

**Parameters:**

None

**Description:**

Get the state of PSC program execution.

**Return:**

**PSC\_PROGRAM\_STOP**: Program stopping.

**PSC\_PROGRAM\_EXECUTE**: Program execution.

### 23.2.4 Data Structure Description

#### 23.3.4.1 PSC\_ArithmeticPARAM

**Data Fields:**

uint32\_t

*All* Arithmetic parameter signed register.**Bit Fields:**

uint32\_t

**Reserved0** (Bit 0 to Bit15)

Reserved

uint32\_t

**SignUA0** (Bit 16)

Signed bit of A0.

uint32\_t

**SignUM0** (Bit 17)

Signed bit of M0.

uint32\_t

**SignUM1** (Bit 18)

Signed bit of M1.

uint32\_t

**SignUL0** (Bit 19)

Signed bit of L0.

uint32\_t

**SignUL1** (Bit 20)

Signed bit of L1.

uint32\_t

**SignUR0** (Bit 21)

Signed bit of R0.

uint32\_t

**SignUR1** (Bit 22)

Signed bit of R1.

uint32\_t

**Reserved1** (Bit 23 to Bit 31)

Reserved

#### 23.3.4.2 PSC\_ArithmeticResult

**Data Fields:**

uint32\_t

*All* Arithmetic result register.**Bit Fields:**

uint32\_t

**Reserved0** (Bit 0 to Bit15)

Reserved

uint32\_t

**OverFlow** (Bit 16)

OverFlow flag.

uint32\_t

**UnderFlow** (Bit 17)

Underflow flag.

uint32\_t

**Reserved1** (Bit 18 to Bit 23)

Reserved

uint32\_t

**Zero** (Bit 24)

Zero flag.

---

|                                     |          |
|-------------------------------------|----------|
| uint32_t                            |          |
| <b>Reserved1</b> (Bit 25 to Bit 31) | Reserved |

### 23.3.4.3 PSC\_OverRunFlag

#### Data Fields:

uint32\_t

All Overrun flag.

#### Bit Fields:

uint32\_t

**Reserved** (Bit 0 to Bit15)

Reserved

uint32\_t

**INTOVRF0** (Bit 16)

No.0 overrun flag

uint32\_t

**INTOVRF1** (Bit 17)

No.1 overrun flag

uint32\_t

**INTOVRF2** (Bit 18)

No.2 overrun flag

uint32\_t

**INTOVRF3** (Bit 19)

No.3 overrun flag

uint32\_t

**INTOVRF4** (Bit 20)

No.4 overrun flag

uint32\_t

**INTOVRF5** (Bit 21)

No.5 overrun flag

uint32\_t

**INTOVRF6** (Bit 22)

No.6 overrun flag

uint32\_t

**INTOVRF7** (Bit 23)

No.7 overrun flag

uint32\_t

**INTOVRF8** (Bit 24)

No.8 overrun flag

uint32\_t

**INTOVRF9** (Bit 25)

No.9 overrun flag

uint32\_t

**INTOVRF10** (Bit 26)

No.10 overrun flag

uint32\_t

**INTOVRF11** (Bit 27)

No.11 overrun flag

uint32\_t

**INTOVRF12** (Bit 28)

No.12 overrun flag

uint32\_t

**INTOVRF13** (Bit 29)

No.13 overrun flag

uint32\_t

**INTOVRF14** (Bit 30)

No.14 overrun flag

uint32\_t

**INTOVRF15** (Bit 31)

No.15 overrun flag

### 23.3.4.4 PSC\_StartupFlag

**Data Fields:**

uint32\_t

*All* Startup event occurrence flag.**Bit Fields:**

|                 |                   |                    |
|-----------------|-------------------|--------------------|
| uint32_t        |                   |                    |
| <b>INTFLG0</b>  | (Bit 0)           | No.0 startup flag  |
| uint32_t        |                   |                    |
| <b>INTFLG1</b>  | (Bit 1)           | No.1 startup flag  |
| uint32_t        |                   |                    |
| <b>INTFLG2</b>  | (Bit 2)           | No.2 startup flag  |
| uint32_t        |                   |                    |
| <b>INTFLG3</b>  | (Bit 3)           | No.3 startup flag  |
| uint32_t        |                   |                    |
| <b>INTFLG4</b>  | (Bit 4)           | No.4 startup flag  |
| uint32_t        |                   |                    |
| <b>INTFLG5</b>  | (Bit 5)           | No.5 startup flag  |
| uint32_t        |                   |                    |
| <b>INTFLG6</b>  | (Bit 6)           | No.6 startup flag  |
| uint32_t        |                   |                    |
| <b>INTFLG7</b>  | (Bit 7)           | No.7 startup flag  |
| uint32_t        |                   |                    |
| <b>INTFLG8</b>  | (Bit 8)           | No.8 startup flag  |
| uint32_t        |                   |                    |
| <b>INTFLG9</b>  | (Bit 9)           | No.9 startup flag  |
| uint32_t        |                   |                    |
| <b>INTFLG10</b> | (Bit 10)          | No.10 startup flag |
| uint32_t        |                   |                    |
| <b>INTFLG11</b> | (Bit 11)          | No.11 startup flag |
| uint32_t        |                   |                    |
| <b>INTFLG12</b> | (Bit 12)          | No.12 startup flag |
| uint32_t        |                   |                    |
| <b>INTFLG13</b> | (Bit 13)          | No.13 startup flag |
| uint32_t        |                   |                    |
| <b>INTFLG14</b> | (Bit 14)          | No.14 startup flag |
| uint32_t        |                   |                    |
| <b>INTFLG15</b> | (Bit 15)          | No.15 startup flag |
| uint32_t        |                   |                    |
| <b>Reserved</b> | (Bit 16 to Bit31) | Reserved           |