

Impact of reverse current spreading on diode conduction reliability of SBD-embedded SiC MOSFET with deep p-shield structure

Shunsuke Asaba^{1,2}, Masaru Furukawa¹, Yuji Kusumoto¹, Ryosuke Iijima² and Hiroshi Kono¹

¹Toshiba Electronic Devices & Storage Corporation, Hyogo, Japan

²Corporate R&D Center, Toshiba Corporation, Kanagawa, Japan
 shunsuke.asaba@toshiba.co.jp

Abstract—The device structure of SBD-embedded MOSFET was investigated and the complicated trade-off relationship of on-state resistance, short-circuit ruggedness, and diode conduction capability was improved. TCAD analysis indicated that bipolar conduction in body diode of MOSFET with deep p-shield can be suppressed by developing current spreading layer structure. The fabricated devices demonstrated adequate ruggedness in short-circuit operation and unipolar conduction capability in diode operation while obtaining low on-state resistance. The reduction in leakage by the developed structure enabled drift layer tuning and finally low on-resistance of 2.0 mΩ·cm² was demonstrated.

Keywords— SiC, MOSFET, Embedded SBD, Short circuit

I. INTRODUCTION

Bipolar conduction in diode operation of SiC MOSFET causes a reliability problem due to expanding crystal defects of SiC substrates. Embedding Schottky barrier diode (SBD) into the cell structure of SiC MOSFET is a credible design to avoid such bipolar degradation and has been commercially available [1-8]. Fig.1.(a) illustrates the device structure and equivalent circuit diagram of the cell design with striped pattern embedded-SBD. When reverse current smaller than the critical current density called J_{umax} (maximum current density of unipolar conduction) flows, current is dominated by unipolar conduction through embedded SBD. We reported a drastic decrease in specific on-resistance (R_{onA}) while improving J_{umax} by employing the cell structure with two-dimensional SBD layout shown in Fig. 2(b) [3]. A design strategy for realizing both low R_{onA} and high J_{umax} was shown; however, securing short-circuit (SC) ruggedness is another important demand considering application of low R_{onA} SiC MOSFET. In particular, the destruction mechanism attributed to embedded SBD [4] has to be considered carefully. There is a complicated trilemma in determining device design to satisfy the requirements of low R_{onA} , high J_{umax} , and good SC ruggedness. Improvement in SC ruggedness by introducing deep p-well structure that suppresses SC current and Schottky leakage has recently been reported (Fig. 1(c)) [5-6]. Considering commercial application, demonstrating the advantage of introducing deep p-well structure while realizing high J_{umax} and low R_{onA} is essential. In this paper, we propose the developed cell structure with extended CSL (Current Spreading Layer) as

shown in Fig. 1(d). The mechanism to improve J_{umax} and SC ruggedness while obtaining low R_{onA} was investigated and performance improvement was evaluated.

II. DEVELOPMENT OF THE CELL STRUCTURE

A. Importance of narrow W_{JBS} for SC-ruggedness

Firstly, TCAD simulation was conducted in order to clarify the SC failure mechanism and determine appropriate geometry of embedded SBD. The simplified two-dimensional structures containing the MOSFET region and embedded SBD with different W_{JBS} (width of Junction Barrier for Schottky junction) as shown in Fig. 2 were computed. Long gate turn-on of 5.0 microseconds was applied and the simulations were continued regardless of the device temperature so that behavior of SBD leakage could be clarified. Figure 3 shows the simulated waveforms of current and temperature when wide or narrow W_{JBS} was used. Immediately after gate is turned on, drain current through channel rapidly increases. Generated Joule heat elevates the temperature of the JFET region and that causes SC current saturation in approximately 2 microseconds. After gate turn-off, drain current rapidly decreases. Despite the negligible difference in current attributed to channel, a different behavior was observed in the SBD current. Initially after gate turn-on, SBD current did not appear for both W_{JBS} geometry. This is




Fig. 1 Device structure of the SBD-embedded SiC MOSFETs.

(a) Conventional stripe-SBD (b) 2D-SBD

(c) 2D-SBD + deep p-well

(d) 2D-SBD + deep p-well with CSL extension (This work)

because p-Base structure is designed to control the reverse bias of Schottky junction in the blocking mode. Although reverse leakage is well suppressed by the junction barrier effect, leakage may increase when temperature is elevated extremely. As for the model with wide W_{JBS} , leakage continues to increase even after gate was turned off, which leads to thermal runaway. Choosing metals with high Schottky barrier height and narrower W_{JBS} are the solution to reduce leakage of SBD in SC operation. However, both of them simultaneously degrade J_{umax} because of higher voltage drop and loss of effective area. We determined the maximum W_{JBS} essential for securing SC ruggedness through the TCAD investigation and used it in designing the cell structure, which is described below.

B. J_{umax} improvement by the extended CSL

J_{umax} improvement by modifying the device structure without changing metal or W_{JBS} is discussed. We have reported that the clamping effect of embedded SBDs against the bipolar conduction is strongly influenced by the spreading of SBD current[7-8]. Now we examine the contribution of CSL structure in deep p-well structure in order to improve




Fig. 2 Schematic diagram of the simulated device structure.




Fig. 3 Simulated short-circuit characteristics of different W_{JBS} . (a) Wide W_{JBS} (b) Appropriately narrow W_{JBS} . $V_{ds}=600V$. Gate turn-on at 0- 5.0 microseconds.

fundamental J_{umax} by comparing the developed structure with CSL extension to the conventional structure without CSL extension. Extended CSL is placed under the ohmic contact region alternating with some portion of deep p-well. Injected SBD current can easily conduct below the p-n junction underneath the ohmic contacts. What is important is that introducing the CSL extension does not influence the shield effect on the Schottky interface. This is because the SBD junction is always placed between the deep p-well stripes in the common spacing of W_{JBS} . Therefore, low leakage of SBD in the reverse bias can be maintained while enhancing spreading of SBD current in the forward bias. To evaluate the enhancement effect in SBD current spreading, device structure models combine cross-sectional planes perpendicular and parallel to the MOS gate stripes of the cell structure (Fig. 4). Considering this model is equivalent to examining the longest route of SBD current. Figure 5 shows the simulated diode




Fig. 4 Simplified device structure used in the TCAD simulation. (a) conventional structure without CSL extension. (b) proposed structure with CSL extension. Arrow lines schematically illustrate SBD current flow.




Fig. 5 Simulated diode characteristics. 175°C




Fig. 6 Simulated J_{umax} dependency on the CSL doping concentration.

characteristics at the high temperature of 175°C. When source voltage larger than Schottky barrier height is applied, unipolar current through SBD linearly increases. When even larger voltage is applied, bipolar current through parasitic p-n junction is observed. J_{umax} which is the boundary point between unipolar and bipolar conduction is determined by the curvature transition. Obvious increase in J_{umax} by introducing CSL extension was confirmed. Spreading SBD current below parasitic p-n junction modulates potential distribution, which prevents bipolar conduction. Figure 6 shows the J_{umax} dependency on doping concentration of CSL. J_{umax} is almost doubled by introducing CSL extension over all simulated CSL doping concentrations. Since higher doping concentration of CSL increases total leakage of the device and not only of the embedded SBD region, CSL extension is fascinating when considering overall design of SBD-embedded MOSFET chip. It is shown that CSL extension enhances the current spreading effect, leading to fundamental improvement in J_{umax} without modulating W_{JBS} . Doping concentrations of CSL were also determined through the TCAD analysis.

III. DEMONSTRATION OF SUPERIOR PERFORMANCE TRADE-OFF

We fabricated 1.2-kV-class SiC MOSFETs utilizing the developed structure with deep p-well employing CSL extension. Devices with different W_{JFET} (JFET width) were prepared and tested in order to confirm the trade-off relationship between R_{onA} and SC ruggedness. SC stress is repeatedly applied while increasing duration until device is destroyed, and the final duration was determined to be SCWT (Short-circuit withstand

time). Figure 7 shows the SC waveforms when destruction happened. Immediately after gate turned on, drain current increased and saturated in 2-3 microseconds. After drain current once decreased to zero by gate turn-off, the devices were destroyed in about ten microseconds after turn-off (not shown in the figure). Narrower W_{JFET} diminished the peak current and resulted in longer SCWT. This dependency is evidence supporting the existence of a mechanism whereby JFET resistance suppresses short-circuit current and narrower W_{JFET} emphasized this self-stop effect. Figure 8 shows the trade-off relationship between R_{onA} and SCWT. Compared to conventional design with shallow p-well structure, the developed structure with deep p-well exhibited better SC ruggedness with smaller R_{onA} compromise. It is demonstrated that deep p-well structure evidently improves SC ruggedness.

We also fabricated MOSFETs with different SBD area ratios and common W_{JBS} in order to evaluate the clamping effect of integrated SBDs. Figure 9 shows the diode characteristics measured at the high temperature of 175°C. Unipolar current by embedded SBD linearly increased and conductivity modulation due to bipolar conduction through parasitic p-n diode was observed as well as the simulation result shown in Figure 3. As the contribution of enlarged Schottky junction area, the amount of unipolar current was reasonably increased. Although CSL structure and W_{JBS} were not changed, increase in source voltage of J_{umax} was measured. It is suggested that plenty of SBD current also contributed to modification of the potential near the p-n junctions, which




Fig. 7 Measured short-circuit characteristic of fabricated MOSFETs with various W_{JFET} .




Fig. 9 Diode characteristics of 1.2-kV-class MOSFETs measured at the high temperature of 175°C. Circles on the line indicate J_{umax} .




Fig. 8 Relationship between measured SCWT and R_{onA} .




Fig. 10 Relationship between measured J_{umax} (175°C) and R_{onA} (R.T.).

suppressed bipolar conduction more effectively. We also confirmed that R_{onA} was not affected by enlarging SBD area ratio. This proves that ohmic contact and source drift have minor effects on the total resistance of the fabricated devices. Figure 10 shows the relation between J_{umax} and R_{onA} of the MOSFETs with a typical design. Obtained J_{umax} was certainly smaller than that of the conventional device structure with shallow p-well depth. It is supposed that optimization, such as enlarging the SBD area ratio, would realize a better trade-off between J_{umax} and R_{onA} . What is important is that feasibility of improving the trade-off of low R_{onA} , high J_{umax} and good SC ruggedness by the developed cell design is demonstrated.

IV. RESISTANCE REDUCTION UTILIZING LEAKAGE SUPPRESSION

We examined further R_{onA} reduction by aggressive tuning of the drift layer design. Figure 11 shows the simulated SBD leakage in SC condition when the various drift layer designs are adopted. Although leakage increased, thermal runaway was not observed owing to the excellent electric field reduction effect of the developed deep p-well structure. Fabricated MOSFET with the optimized design demonstrated ultra-low R_{onA} of $2.0 \text{ m}\Omega\cdot\text{cm}^2$ (Fig. 12). Reduction in SBD leakage is an important effect that offers flexibility in designing the entire device structure of SBD-embedded MOSFET.




Fig. 11 Simulated SC characteristics of the structures with various drift layer designs. $V_{ds}=600\text{V}$. Gate turn-on at 0- 3.5 microseconds. Breakdown voltage were calculated to be 1601, 1550, 1500, 1445 and 1383 V, respectively.




Fig. 12 Measured R_{onA} and breakdown voltage of MOSFETs with various drift layer designs.

V. SUMMARY

The device structure of SiC MOSFET with embedded SBD was investigated in order to improve the complicated trade-off relationship of on-state resistance, diode conduction capability, and SC ruggedness. Introducing deep p-well and modifying the shape of CSL structure were considered. TCAD simulation revealed optimal geometry to shield integrated Schottky junction and J_{umax} improvement effect by enhanced SBD current spreading. Fabricated 1.2-kV-class MOSFETs demonstrated improvement in the trade-off relationship between SC-ruggedness and R_{onA} as the effect of introducing deep p-well structure. Measured diode characteristics showed good unipolar conduction capability although further tuning is desired. The developed design technology allowed the aggressive drift layer design and the fabricated device finally exhibited R_{onA} of $2.0 \text{ m}\Omega\cdot\text{cm}^2$, which is outstandingly low for SBD-embedded 1.2-kV-class SiC MOSFET.

REFERENCES

- [1] K. Kawahara, S. Hino, K. Sadamatsu, Y. Nakao, Y. Yamashiro, Y. Yamamoto, T. Iwamatsu, S. Nakata, S. Tomohisa and S. Yamakawa, "6.5 kV schottky-barrier-diode-embedded SiC-MOSFET for compact full-unipolar module," *2017 29th International Symposium on Power Semiconductor Devices and IC's (ISPSD)*, Sapporo, Japan, 2017, pp. 41-44.
- [2] H. Kono, S. Asaba, T. Ohashi, T. Ogata, M. Furukawa, K. Sano, M. Yamaguchi and H. Suzuki, "Improving the specific on-resistance and short-circuit ruggedness tradeoff of 1.2-kV-class SBD-embedded SiC MOSFETs through cell pitch reduction and internal resistance optimization," *2021 33rd International Symposium on Power Semiconductor Devices and IC's (ISPSD)*, Nagoya, Japan, 2021, pp. 227-230.
- [3] S. Asaba, M. Furukawa, Y. Kusumoto, R. Iijima and H. Kono, "Design guidelines for SBD integration into SiC-MOSFET breaking R_{onA} - diode conduction capability trade-off," *2022 International Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, 2022, pp. 9.2.1-9.2.4.
- [4] K. Kashiwa, M. Takahashi, Y. Kitamura, H. Yano and N. Iwamuro, "Comparative study on short-circuit and surge current capabilities of 1.2 kV SiC SBD-embedded MOSFETs", *Japanese Journal of Applied Physics*, 62, SC1073, 2023.
- [5] D. Kim, S. DeBoer, S. Y. Jang, A. J. Morgan and W. Sung, "A Comparison of Short-Circuit Failure Mechanisms of 1.2 kV 4H-SiC MOSFETs and JBSFETs," *2022 IEEE 9th Workshop on Wide Bandgap Power Devices & Applications (WiPDA)*, Redondo Beach, CA, USA, 2022, pp. 54-57.
- [6] D. Kim, S. Y. Jang, S. DeBoer, A. J. Morgan and W. Sung, "An Optimal Design for 1.2kV 4H-SiC JBSFET (Junction Barrier Schottky Diode Integrated MOSFET) With Deep P-Well," in *IEEE Electron Device Letters*, vol. 43, no. 5, pp. 785-788, May 2022.
- [7] T. Ohashi, H. Kono, S. Kanie, T. Ogata, K. Sano, H. Suzuki, S. Asaba, S. Fukatsu and R. Iijima, "Improved Clamping Capability of Parasitic Body Diode Utilizing New Equivalent Circuit Model of SBD-embedded SiC MOSFET," *2021 33rd International Symposium on Power Semiconductor Devices and IC's (ISPSD)*, Nagoya, Japan, 2021, pp. 79-82.
- [8] M. Furukawa, Y. Shimizu, K. Tanaka, Y. Kotani, M. Kobayashi, H. Kono, H. Hayakawa and G. Tchouangue, "650-V and 1200-V SiC MOSFETs with Low R_{onA} and Strong Reduction in Switching Losses," *PCIM Europe 2022; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management*, Nuremberg, Germany, 2022, pp. 1-6.