

**TOSHIBA**

**TOSHIBA TX04 Peripheral Driver  
User Guide  
(TMPM462)**

Ver 1  
Sep, 2017

**TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION**

**RESTRICTIONS ON PRODUCT USE**

- DO NOT USE THIS SOFTWARE WITHOUT THE SOFTWARE LISENCE AGREEMENT.

© 2017 Toshiba Electronic Devices & Storage Corporation

## Index

<b>1. Introduction.....</b>	<b>1</b>
<b>2. Organization of TOSHIBA TX04 Peripheral Driver.....</b>	<b>1</b>
<b>3. ADC .....</b>	<b>2</b>
3.1 Overview.....	2
3.2 API Functions .....	3
3.2.1Function List.....	3
3.2.2Detailed Description .....	4
3.2.3Function Documentation .....	4
3.2.4Data Structure Description .....	26
<b>4. CEC .....</b>	<b>29</b>
4.1 Overview.....	29
4.2 API Functions .....	29
4.2.1Function List.....	29
4.2.2Detailed Description .....	30
4.2.3Function Documentation .....	31
4.2.4Data Structure Description .....	54
<b>5. EXB .....</b>	<b>55</b>
5.1 Overview.....	55
5.2 API Functions .....	55
5.2.1Function List.....	55
5.2.2Detailed Description .....	55
5.2.3Function Documentation .....	56
5.2.4Data Structure Description .....	60
<b>6. CG 64</b>	
6.1 Overview.....	64
6.2 API Functions .....	64
6.2.1Function List.....	64
6.2.2Detailed Description .....	65
6.2.3Function Documentation .....	66
6.2.4Data Structure Description .....	89
<b>7. FC 91</b>	
7.1 Overview.....	91
7.2 API Functions .....	91
7.2.1Function List.....	91
7.2.2Detailed Description .....	92

7.2.3Function Documentation .....	92
7.2.4Data Structure Description .....	106
<b>8. FUART.....</b>	<b>107</b>
8.1 Overview.....	107
8.2 API Functions.....	107
8.2.1Function List.....	107
8.2.2Detailed Description .....	108
8.2.3Function Documentation .....	108
8.2.4Data Structure Description .....	123
<b>9. GPIO.....</b>	<b>126</b>
9.1 Overview.....	126
9.2 API Functions.....	126
9.2.1Function List.....	126
9.2.2Detailed Description .....	126
9.2.3Function Documentation .....	127
9.2.4Data Structure Description .....	142
<b>10. I2C 145</b>	
10.1 Overview.....	145
10.2 API Functions.....	145
10.2.1 Function List.....	145
10.2.2 Detailed Description .....	145
10.2.3 Function Documentation.....	146
10.2.4 Data Structure Description .....	154
<b>11. IGBT .....</b>	<b>158</b>
11.1 Overview.....	158
11.2 API Functions.....	158
11.2.1 Function List.....	158
11.2.2 Detailed Description .....	158
11.2.3 Function Documentation.....	159
11.2.4 Data Structure Description .....	167
<b>12. LVD.....</b>	<b>172</b>
12.1 Overview.....	172
12.2 API Functions.....	172
12.2.1 Function List.....	172
12.2.2 Detailed Description .....	172
12.2.3 Function Documentation.....	172

12.2.4 Data Structure Description .....	178
<b>13. OFD .....</b>	<b>179</b>
13.1 Overview.....	179
13.2 API Functions .....	179
13.2.1 Function List.....	179
13.2.2 Detailed Description .....	179
13.2.3 Function Documentation .....	179
13.2.4 Data Structure Description.....	183
<b>14. RMC.....</b>	<b>184</b>
14.1 Overview.....	184
14.2 API Functions .....	184
14.2.1 Function List.....	184
14.2.2 Detailed Description .....	185
14.2.3 Function Documentation.....	185
14.2.4 Data Structure Description .....	195
<b>15. RTC .....</b>	<b>199</b>
15.1 Overview.....	199
15.2 API Functions .....	199
15.2.1 Function List .....	199
15.2.2 Detailed Description .....	200
15.2.3 Function Documentation .....	200
15.2.4 Data Structure Description.....	223
<b>16. SSP.....</b>	<b>226</b>
16.1 Overview.....	226
16.2 API Functions .....	226
16.2.1 Function List.....	226
16.2.2 Detailed Description .....	227
16.2.3 Function Documentation .....	227
16.2.4 Data Structure Description.....	239
<b>17. TMRB .....</b>	<b>242</b>
17.1 Overview.....	242
17.2 API Functions .....	242
17.2.1 Function List .....	242
17.2.2 Detailed Description .....	243
17.2.3 Function Documentation.....	243
17.2.4 Data Structure Description .....	255

<b>18. UART/SIO.....</b>	<b>258</b>
18.1 Overview.....	258
18.2 API Functions .....	258
18.2.1 Function List.....	258
18.2.2 Detailed Description .....	259
18.2.3 Function Documentation.....	259
18.2.4 Data Structure Description .....	278
<b>19. uDMAC.....</b>	<b>281</b>
19.1 Overview.....	281
19.2 API Functions .....	282
19.2.1 Function List.....	282
19.2.2 Detailed Description .....	282
19.2.3 Function Documentation.....	283
19.2.4 Data Structure Description .....	297
<b>20. WDT.....</b>	<b>309</b>
20.1 Overview.....	309
20.2 API Functions .....	309
20.2.1 Function List.....	309
20.2.2 Detailed Description .....	309
20.2.3 Function Documentation.....	309
20.2.4 Data Structure Description .....	313

## 1. Introduction

TOSHIBA TX04 Peripheral Driver is a set of drivers for all peripherals found on the TOSHIBA TX04 series microcontrollers. TMPM462x (see **Note** below) Peripheral Driver is an important part of TOSHIBA TX04 Peripheral Driver, which is designed for TMPM462 series MCUs.

TOSHIBA TX04 Peripheral Driver contains a collection of macros, data types, and structures for each peripheral.

The design goals of TOSHIBA TMPM462 Peripheral Driver:

- Completely written in C except the start-up routine and where not possible
- Cover all the peripherals on MCU

## 2. Organization of TOSHIBA TX04 Peripheral Driver

### /Libraries

This folder contains all CMSIS files and TMPM462 Peripheral Drivers.

### /Libraries/ TX04\_CMSIS

This folder contains the device peripheral access layer of TMPM462 CMSIS files.

### /Libraries/TX04\_Periph\_Driver

This folder contains all the source code of the drivers, the core of TOSHIBA TMPM462 Peripheral Driver.

### /Libraries/TX04\_Periph\_Driver/inc

This folder contains all the header files of TMPM462 Peripheral Drivers for each peripheral.

### /Libraries/TX04\_Periph\_Driver/src

This folder contains all the source files of TMPM462 Peripheral Drivers for each peripheral.

### /Project

This folder contains template project and examples for using TMPM462 Peripheral Driver.

### /Project/Template

This folder contains template project of TOSHIBA TMPM462 Peripheral Driver.

### /Project/Examples

This folder contains a set of examples for using TMPM462 Peripheral Driver

### /Utilities/TMPM462-EVAL

This folder contains the configuration and driver files for hardware resources (e.g. led, key) on TMPM462 boards.

**\*Note:** The “TMPM462x” in this document can be TMPM462F15FG/TMPM462F10FG.

### 3. ADC

#### 3.1 Overview

TMPM462x contain one unit of 12-bit sequential-conversion analog/digital converters (ADC) with normal 15 analog input channels and extension 5 analog input channels.

Both normal 15 analog input channels (AIN0 to AIN14) and extension 5 analog input channels are used as input/output ports.

The 12-bit AD converter has the following features:

1. Start normal AD conversion and top-priority AD conversion by software activation, internal triggers or an external trigger (ADTRG).

2. Operation 4 different modes of Normal AD conversion:

- Fixed-channel single conversion mode
- Channel scan single conversion mode
- Fixed-channel repeat conversion mode
- Channel scan repeat conversion mode

3. Operation modes of top-priority AD conversion:

- Fixed-channel single conversion mode

4. Normal / Top-priority AD conversion completion interrupt

5. Normal / Top-priority AD conversion completion/busy flag

6. AD monitor function

When the AD monitor function is enabled, an interrupt is generated if any comparison result is matched.

7. AD conversion clock is controllable from fc to fc/16.

8. Current reduction function of VREF reference is supported.

The ADC API provides a set of functions for using the TMPM462x ADC modules. It includes ADC channel set, mode set, monitor function set, interrupt set, ADC status read, ADC result value read and so on.

All driver APIs are contained in /Libraries/TX04\_Periph\_Driver/src/tmpm462\_adc.c, with /Libraries/TX04\_Periph\_Driver/inc/tmpm462\_adc.h containing the macros, data types, structures and API definitions for use by applications.

**\*Note:**

1 Extension channel AD conversion modes are Fixed-Channel single conversion and

Fixed-channel repeat conversion mode only.

2 To use the Port H as an analog input of the AD converter, disable input on PHIE and disable pull-up on PHPUP

## 3.2 API Functions

### 3.2.1 Function List

- ◆ void ADC\_SWReset(TSB\_AD\_TypeDef \* **ADx**)
- ◆ void ADC\_SetClk(TSB\_AD\_TypeDef \* **ADx**,  
                  uint32\_t **Sample\_HoldTime**,  
                  uint32\_t **Prescaler\_Output**)
- ◆ void ADC\_Start(TSB\_AD\_TypeDef \* **ADx**)
- ◆ void ADC\_SetScanMode(TSB\_AD\_TypeDef \* **ADx**,  
                         FunctionalState **NewState**)
- ◆ void ADC\_SetRepeatMode(TSB\_AD\_TypeDef \* **ADx**,  
                         FunctionalState **NewState**)
- ◆ void ADC\_SetINTMode(TSB\_AD\_TypeDef \* **ADx**, uint32\_t **INTMode**)
- ◆ void ADC\_SetInputChannel(TSB\_AD\_TypeDef \* **ADx**, ADC\_AINx **InputChannel**)
- ◆ void ADC\_SetScanChannel(TSB\_AD\_TypeDef \* **ADx**,  
                         ADC\_AINx **StartChannel**,  
                         uint32\_t **Range**)
- ◆ void ADC\_SetVrefCut(TSB\_AD\_TypeDef \* **ADx**, uint32\_t **VrefCtrl**)
- ◆ void ADC\_SetIdleMode(TSB\_AD\_TypeDef \* **ADx**, FunctionalState **NewState**)
- ◆ void ADC\_SetVref(TSB\_AD\_TypeDef \* **ADx**, FunctionalState **NewState**)
- ◆ void ADC\_SetInputChannelTop(TSB\_AD\_TypeDef \* **ADx**,  
                         ADC\_AINx **TopInputChannel**)
- ◆ void ADC\_StartTopConvert(TSB\_AD\_TypeDef \* **ADx**)
- ◆ void ADC\_SetMonitor(TSB\_AD\_TypeDef \* **ADx**,  
                         ADC\_CMPCRx **ADCMPx**,  
                         FunctionalState **NewState**)
- ◆ void ADC\_ConfigMonitor(TSB\_AD\_TypeDef \* **ADx**,  
                         ADC\_CMPCRx **ADCMPx**,  
                         ADC\_MonitorTypeDef \* **Monitor**)
- ◆ void ADC\_SetHWTrg(TSB\_AD\_TypeDef \* **ADx**,  
                         uint32\_t **HWSrc**,  
                         FunctionalState **NewState**)
- ◆ void ADC\_SetHWTrgTop(TSB\_AD\_TypeDef \* **ADx**,  
                         uint32\_t **HWSrc**,  
                         FunctionalState **NewState**)
- ◆ ADC\_State ADC\_GetConvertState(TSB\_AD\_TypeDef \* **ADx**)
- ◆ ADC\_Result ADC\_GetConvertResult(TSB\_AD\_TypeDef \* **ADx**,  
                         ADC\_REGx **ADREGx**)
- ◆ void ADC\_EnableTrigger(void)
- ◆ void ADC\_DisableTrigger(void)
- ◆ void ADC\_SetTriggerStartup(ADC\_TRGx **TriggerStartup**)

- ◆ ADC\_SetTriggerStartupTop(ADC\_TRGx *TopTriggerStartup*)
- ◆ ADC\_DisableExtension(void)
- ◆ ADC\_EnableExtension(void)
- ◆ ADC\_SetExtChannel(ADC\_EXT\_AINx *ExtChannel*)
- ◆ ADC\_SetExtClkSource(uint32\_t *ClkSrc*)
- ◆ ADC\_SetExtClk (uint32\_t *Sample\_HoldTime*)

### 3.2.2 Detailed Description

Functions listed above can be divided into six parts:

- 1) ADC setting by ADC\_SetClk(), ADC\_SetScanMode(), ADC\_SetRepeatMode(), ADC\_SetINTMode(), ADC\_SetInputChannel(), ADC\_SetScanChannel(), ADC\_SetVref(), ADC\_SetInputChannelTop(), ADC\_SetMonitor(), ADC\_ConfigMonitor(), ADC\_SetHWTrg(), ADC\_SetHWTrgTop().
- 2) ADC function start by ADC\_Start(), ADC\_StartTopConvert().
- 3) ADC state or data read functions by ADC\_GetConvertState(), ADC\_GetConvertResult().
- 4) ADC\_SWReset(), ADC\_SetVrefCut() and ADC\_SetIdleMode() handle other specified functions.
- 5) ADC\_EnableTrigger(), ADC\_DisableTrigger(), ADC\_SetTriggerStartup(), ADC\_SetTriggerStartupTop().
- 6) Extension ADC setting by ADC\_DisableExtension(), ADC\_EnableExtension(), ADC\_SetExtChannel(), ADC\_SetExtClkSource(), ADC\_SetExtClk().

### 3.2.3 Function Documentation

#### 3.2.3.1 ADC\_SWReset

Software reset ADC.

**Prototype:**

void

ADC\_SWReset(TSB\_AD\_TypeDef \* *ADx*)

**Parameters:**

*ADx*: Select ADC unit.

This parameter can be the following value:

➤ TSB\_AD

**Description:**

This function will software reset ADC.

**\*Note:**

A software reset initializes all the registers except for ADCLK<ADCLK>.

Initialization takes 3 $\mu$ s in case of the software reset.

**Return:**

None

### 3.2.3.2 ADC\_SetClk

Set ADC sample hold time and prescaler output.

**Prototype:**

```
void  
ADC_SetClk(TSB_AD_TypeDef * ADx,  
            uint32_t Sample_HoldTime,  
            uint32_t Prescaler_Output)
```

**Parameters:**

**ADx**: Select ADC unit.

This parameter can be the following value:

- **TSB\_AD**

**Sample\_HoldTime**: Select ADC sample hold time.

This parameter can be one of the following values:

- **ADC\_CONVERSION\_CLK\_10**: 10 x <ADCLK>
- **ADC\_CONVERSION\_CLK\_20**: 20 x <ADCLK>
- **ADC\_CONVERSION\_CLK\_30**: 30 x <ADCLK>
- **ADC\_CONVERSION\_CLK\_40**: 40 x <ADCLK>
- **ADC\_CONVERSION\_CLK\_80**: 80 x <ADCLK>
- **ADC\_CONVERSION\_CLK\_160**: 160 x <ADCLK>
- **ADC\_CONVERSION\_CLK\_320**: 320 x <ADCLK>

**Prescaler\_Output**: Select ADC prescaler output(ADCLK).

This parameter can be one of the following values:

- **ADC\_FC\_DIVIDE\_LEVEL\_1**: fc
- **ADC\_FC\_DIVIDE\_LEVEL\_2**: fc / 2
- **ADC\_FC\_DIVIDE\_LEVEL\_4**: fc / 4
- **ADC\_FC\_DIVIDE\_LEVEL\_8**: fc / 8
- **ADC\_FC\_DIVIDE\_LEVEL\_16**: fc / 16

**Description:**

This function will set ADC sample hold time by **Sample\_HoldTime** and prescaler output by **Prescaler\_Output**.

**\*Note:**

Please do not use this function to change the analog to digital conversion clock setting during the analog to digital conversion. And **ADC\_GetConvertState()** to check AD conversion state is not **BUSY**, then call this function.

**Return:**

None

### 3.2.3.3 ADC\_Start

Start AD conversion.

**Prototype:**

void

ADC\_Start(TSB\_AD\_TypeDef \* **ADx**)

**Parameters:**

**ADx**: Select ADC unit.

This parameter can be the following value:

- **TSB\_AD**

**Description:**

This function will start normal AD conversion.

**\*Note:**

This function should be called after specifying the mode, which is one of the followings:

- Fixed-channel single conversion mode
- Channel scan single conversion mode
- Fixed-channel repeat conversion mode
- Channel scan repeat conversion mode

Please refer to the description of **ADC\_SetScanMode()**, **ADC\_SetRepeatMode()**, **ADC\_SetInputChannel()**, **ADC\_SetScanChannel()** for the details.

Before starting AD conversion, Vref should be enabled by calling **ADC\_SetVref (ENABLE)**, wait for 3  $\mu$ s during which time the internal reference voltage is stable, and then **ADC\_Start()**.

**Return:**

None

### 3.2.3.4 ADC\_SetScanMode

Enable or disable ADC scan mode.

**Prototype:**

```
void  
ADC_SetScanMode(TSB_AD_TypeDef * ADx,  
                  FunctionalState NewState)
```

**Parameters:**

**ADx**: Select ADC unit.

This parameter can be the following value:

- **TSB\_AD**

**NewState**: Specify ADC scan mode state

This parameter can be one of the following values:

- **ENABLE** : Enable scan mode
- **DISABLE** : Disable scan mode

**Description:**

This function will enable or disable ADC scan mode.

**Return:**

None

### 3.2.3.5 ADC\_SetRepeatMode

Enable or disable ADC repeat mode.

**Prototype:**

```
void  
ADC_SetRepeatMode(TSB_AD_TypeDef * ADx,  
                   FunctionalState NewState)
```

**Parameters:**

**ADx**: Select ADC unit.

This parameter can be the following value:

- **TSB\_AD**

**NewState**: Specify ADC repeat mode state

This parameter can be one of the following values:

- **ENABLE** : Enable repeat mode
- **DISABLE** : Disable repeat mode

**Description:**

This function will enable or disable ADC repeat mode.

**Return:**

None

### 3.2.3.6 ADC\_SetINTMode

Set ADC interrupt mode in fixed channel repeat conversion mode.

**Prototype:**

void

```
ADC_SetINTMode(TSB_AD_TypeDef * ADx,  
                uint32_t INTMode)
```

**Parameters:**

**ADx**: Select ADC unit.

This parameter can be the following value:

- **TSB\_AD**

**INTMode**: Specify AD conversion interrupt mode.

The parameter can be one of the following values:

- **ADC\_INT\_SINGLE**: Generate interrupt once every single conversion.
- **ADC\_INT\_CONVERSION\_2**: Generate interrupt once every 2 conversions.
- **ADC\_INT\_CONVERSION\_3**: Generate interrupt once every 3 conversions.
- **ADC\_INT\_CONVERSION\_4**: Generate interrupt once every 4 conversions.
- **ADC\_INT\_CONVERSION\_5**: Generate interrupt once every 5 conversions.
- **ADC\_INT\_CONVERSION\_6**: Generate interrupt once every 6 conversions.
- **ADC\_INT\_CONVERSION\_7**: Generate interrupt once every 7 conversions.
- **ADC\_INT\_CONVERSION\_8**: Generate interrupt once every 8 conversions.

**Description:**

This function will specify ADC interrupt mode by **INTMode** setting.

**\*Note:**

This function is valid only in fixed channel repeat conversion mode.

Examples for setting fixed channel repeat conversion mode:

1. **ADC\_SetScanMode(DISABLE)**.
2. **ADC\_SetRepeatMode(ENABLE)**.

**Return:**

None

### 3.2.3.7 ADC\_SetInputChannel

Set ADC input channel.

**Prototype:**

void

```
ADC_SetInputChannel(TSB_AD_TypeDef * ADx,  
                    ADC_AINx InputChannel)
```

**Parameters:**

**ADx**: Select ADC unit.

This parameter can be the following value:

- **TSB\_AD**

**InputChannel**: Analog input channel.

This parameter can be one of the following values:

- **ADC\_AN\_00, ADC\_AN\_01, ADC\_AN\_02, ADC\_AN\_03,**
- **ADC\_AN\_04, ADC\_AN\_05, ADC\_AN\_06, ADC\_AN\_07**
- **ADC\_AN\_08, ADC\_AN\_09, ADC\_AN\_10, ADC\_AN\_11**
- **ADC\_AN\_12, ADC\_AN\_13, ADC\_AN\_14, ADC\_AN\_EXT**

**Description:**

This function will specify ADC input channel by **InputChannel** setting.

**\*Note:**

1 Only one channel of **ADC\_AN\_00~ADC\_AN\_EXT** can be selected as normal conversion input each time.

2 When InputChannel is **ADC\_AN\_EXT**, it is one selected channel from **AIN15** to **AIN19**. ( Please refer to the description of **ADC\_SetExtChannel()** )

**Return:**

None

### 3.2.3.8 ADC\_SetScanChannel

Set ADC scan channel.

**Prototype:**

void

```
ADC_SetScanChannel(TSB_AD_TypeDef * ADx,  
                   ADC_AINx StartChannel,  
                   uint32_t Range)
```

**Parameters:**

**ADx:** Select ADC unit.

This parameter can be the following value:

- **TSB\_AD**

**StartChannel:** Specify the start channel to be scanned.

This parameter can be one of the following values:

- **ADC\_AN\_00, ADC\_AN\_01, ADC\_AN\_02, ADC\_AN\_03,**
- **ADC\_AN\_04, ADC\_AN\_05, ADC\_AN\_06, ADC\_AN\_07**
- **ADC\_AN\_08, ADC\_AN\_09, ADC\_AN\_10, ADC\_AN\_11**
- **ADC\_AN\_12, ADC\_AN\_13, ADC\_AN\_14.**

**Range:** Specify the range of assignable channel scan value.

This parameter can be one of the following values:

- **1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15. (note: StartChannel + Range <= 15 )**

**Description:**

This function will specify ADC start channels by **StartChannel** setting and channel scan range by **Range** setting.

**\*Note:**

Valid channel scan setting values are shown as follows:

<b>StartChannel</b>	<b>Range</b> (The range of assignable channel scan value)
ADC_AN_00	1 to 15
ADC_AN_01	1 to 14
ADC_AN_02	1 to 13
ADC_AN_03	1 to 12
ADC_AN_04	1 to 11
ADC_AN_05	1 to 10
ADC_AN_06	1 to 9
ADC_AN_07	1 to 8
ADC_AN_08	1 to 7
ADC_AN_09	1 to 6
ADC_AN_10	1 to 5
ADC_AN_11	1 to 4
ADC_AN_12	1 to 3

ADC_AN_13	1 to 2
ADC_AN_14	1

In case of a setting other than listed above, AD conversion is not activated even if **ADC\_Start()** is called.

**Return:**

None

### 3.2.3.9 ADC\_SetVrefCut

Control AVREFH-AVREFL current.

**Prototype:**

void

```
ADC_SetVrefCut(TSB_AD_TypeDef * ADx,  
                uint32_t VrefCtrl)
```

**Parameters:**

**ADx**: Select ADC unit.

This parameter can be the following value:

- **TSB\_AD**

**VrefCtrl**: Specify how to apply AVREFH-AVREFL current.

This parameter can be one of the following values:

- **ADC\_APPLY\_VREF\_IN\_CONVERSION**: Apply the current only in conversion.
- **ADC\_APPLY\_VREF\_AT\_ANY\_TIME**: Apply the current at any time except in RESET.

**Description:**

This function will control AVREFH-AVREFL current by **VrefCtrl** setting.

**Return:**

None

### 3.2.3.10 ADC\_SetIdleMode

Set ADC operation in IDLE mode.

**Prototype:**

```
void  
ADC_SetIdleMode(TSB_AD_TypeDef * ADx,  
                  FunctionalState NewState)
```

**Parameters:**

**ADx**: Select ADC unit.

This parameter can be the following value:

- **TSB\_AD**

**NewState**: Specify ADC operation state in IDLE mode.

This parameter can be one of the following values:

- **ENABLE** : Enable ADC in IDLE mode
- **DISABLE** : Disable ADC in IDLE mode

**Description:**

This function will enable or disable ADC operation state in system IDLE mode.

This function is necessary to be called before system enter IDLE mode.

**Return:**

None

### 3.2.3.11      **ADC\_SetVref**

Set ADC Vref application control on or off.

**Prototype:**

```
void  
ADC_SetVref(TSB_AD_TypeDef * ADx,  
             FunctionalState NewState)
```

**Parameters:**

**ADx**: Select ADC unit.

This parameter can be one of the following values:

- **TSB\_AD**

**NewState**: Specify AD conversion Vref application control.

This parameter can be one of the following values:

- **ENABLE** : Enable reference voltage(Vref)
- **DISABLE** : Disable reference voltage(Vref)

**Description:**

This function will specify reference voltage on or off by **NewState**.

**\*Note:**

**ADC\_SetVref(DISABLE)** should be called before system enter standby mode.

## Return:

None

### **3.2.3.12 ADC\_SetInputChannelTop**

Select ADC top-priority conversion analog input channel.

## Prototype:

void

ADC\_SetInputChannelTop(TSB\_AD\_TypeDef \* **ADx**,  
ADC\_AINx **TopInputChannel**)

### Parameters:

*ADx*: Select ADC unit.

This parameter can be the following value:

- TSB AD

***TopInputChannel***: Analog input channel for top-priority conversion.

This parameter can be one of the following values:

- ADC\_AN\_00, ADC\_AN\_01, ADC\_AN\_02, ADC\_AN\_03,
  - ADC\_AN\_04, ADC\_AN\_05, ADC\_AN\_06, ADC\_AN\_07
  - ADC\_AN\_08, ADC\_AN\_09, ADC\_AN\_10, ADC\_AN\_11
  - ADC\_AN\_12, ADC\_AN\_13, ADC\_AN\_14, ADC\_AN\_EXT

**Description:**

This function will specify top-priority conversion analog input channel by ***TopInputChannel***.

**\*Note:-**

1 Only one channel of **ADC\_AN\_00~ADC\_AN\_EXT** can be selected as Top-priority conversion input each time.

2 When TopInputChannel is **ADC\_AN\_EXT**, it is one selected channel from AIN15 to AIN19 (Please refer to the description of **ADC\_SetExtChannel()**).

**Return:**

None

### 3.2.3.13 ADC\_StartTopConvert

Start top-priority AD conversion.

**Prototype:**

void

ADC\_StartTopConvert(TSB\_AD\_TypeDef \* **ADx**)

**Parameters:**

**ADx:** Select ADC unit.

This parameter can be the following value:

- **TSB\_AD**

**Description:**

This function will start top-priority AD conversion.

**\*Note:**

This function should be called after **ADC\_SetInputChannelTop()**.

**Return:**

None

### 3.2.3.14 ADC\_SetMonitor

Enable or disable the specified ADC monitor module.

**Prototype:**

void

ADC\_SetMonitor(TSB\_AD\_TypeDef \* **ADx**,  
                  ADC\_CMPCRx **ADCMPx**,  
                  FunctionalState **NewState**)

**Parameters:**

**ADx:** Select ADC unit.

This parameter can be the following value:

- **TSB\_AD**

**ADCMPx:** Select which compare control register will be used.

The parameter can be one of the following values:

- **ADC\_CMPCR\_0:** ADCMPCRO

- **ADC\_CMPCR\_1:** ADCMPCR1

**NewState:** Specify ADC monitor function state.

This parameter can be one of the following values:

- **ENABLE :** Enable ADC monitor
- **DISABLE :** Disable ADC monitor

**Description:**

This device has 2 AD monitor modules which are controlled by 2 compare control registers.

This function will specify compare control register by **ADCMPx** setting and specify ADC monitor function enable or disable by **NewState** setting.

**Return:**

None

### 3.2.3.15     **ADC\_ConfigMonitor**

Configure the specified ADC monitor module.

**Prototype:**

void

```
ADC_ConfigMonitor(TSB_AD_TypeDef * ADx,  
                  ADC_CMPCRx ADCMPx,  
                  ADC_MonitorTypeDef * Monitor)
```

**Parameters:**

**ADx:** Select ADC unit.

This parameter can be the following value:

- **TSB\_AD**

**ADCMPx:** Select which compare control register will be used.

The parameter can be one of the following values:

- **ADC\_CMPCR\_0:** ADCMPCR0
- **ADC\_CMPCR\_1:** ADCMPCR1

**Monitor:** A structure contains ADC monitor configuration including compare count, compare condition, compare mode, compare channel and compare value. Please refer to the comment for members of ADC\_MonitorTypeDef for more detail usage.

**Description:**

This device has two AD monitor modules which are controlled by two compare control registers.

This function will specify compare control register by **ADCMPx** setting and specify ADC monitor configuration **Monitor** setting.

**\*Note:** Please make sure to disable ADC monitor module before calling this function.

**Return:**

None

### 3.2.3.16     **ADC\_SetHWTrg**

Set hardware trigger for normal AD conversion.

**Prototype:**

```
void  
ADC_SetHWTrg(TSB_AD_TypeDef * ADx,  
                  uint32_t HWSrc,  
                  FunctionalState NewState)
```

**Parameters:**

**ADx:** Select ADC unit.

This parameter can be the following value:

- **TSB\_AD**

**HWSrc:** Hardware source for activating normal AD conversion.

This parameter can be one of the following values:

- **ADC\_EXTERADTRG:**  $\bar{ADTRG}$  pin
- **ADC\_INTERTRIGGER:** Internal trigger (selected by ADILVTRGSEL <TRGSEL>)

**NewState:** Specify state of hardware source for activating normal AD conversion.

This parameter can be one of the following values:

- **ENABLE :**     Enable hardware trigger source
- **DISABLE :**    Disable hardware trigger source

**Description:**

This function will specify hardware trigger source for activating normal AD conversion by **HWSrc** setting and specify hardware trigger for normal AD conversion enable or disable by **NewState** setting.

**\*Note:**

The external trigger cannot be used for H/W activation of normal AD conversion when it is used for H/W activation of top-priority AD conversion.

**Return:**

None

### 3.2.3.17 ADC\_SetHWTrgTop

Set hardware trigger for top-priority AD conversion.

**Prototype:**

void

```
ADC_SetHWTrgTop(TSB_AD_TypeDef * ADx,  
                  uint32_t HWSrc,  
                  FunctionalState NewState)
```

**Parameters:**

**ADx**: Select ADC unit.

This parameter can be the following value:

- **TSB\_AD**

**HWSrc**: Hardware source for activating top-priority AD conversion.

This parameter can be one of the following values:

- **ADC\_EXTERADTRG**: ADTRG pin
- **ADC\_INTERTRIGGER**: Internal trigger (selected by ADILVTRGSEL <HPTRGSEL>)

**NewState**: Specify state of hardware source for activating top-priority AD conversion.

This parameter can be one of the following values:

- **ENABLE** : Enable hardware trigger source
- **DISABLE** : Disable hardware trigger source

**Description:**

This function will specify hardware trigger source for activating top-priority AD conversion by **HWSrc** setting and specify hardware trigger for top-priority AD conversion enable or disable by **NewState** setting.

**\*Note:**

The external trigger cannot be used for H/W activation of normal AD conversion when it is used for H/W activation of top-priority AD conversion.

**Return:**

None

### 3.2.3.18 ADC\_GetConvertState

Read AD conversion completion / busy flag (normal and top-priority).

**Prototype:**

ADC\_State

ADC\_GetConvertState(TSB\_AD\_TypeDef \* **ADx**)

**Parameters:**

**ADx**: Select ADC unit.

This parameter can be the following value:

- TSB\_AD

**Description:**

This function will read AD conversion completion / busy flag (both normal and top-priority). This function is used to check whether AD conversion has completed or not.

**Return:**

A union with the state of AD conversion:

**NormalBusy**(Bit 0) : ‘1’ means normal AD is converting

**NormalComplete** (Bit 1) : ‘1’ means normal AD conversion is complete.

**TopBusy**(Bit 2) : ‘1’ means top-priority AD is converting

**TopComplete** (Bit 3) : ‘1’ means top-priority AD conversion is complete.

### 3.2.3.19 ADC\_GetConvertResult

Read AD conversion result.

**Prototype:**

ADC\_Result

ADC\_GetConvertResult(TSB\_AD\_TypeDef \* **ADx**,

ADC\_REGx **ADREGx**)

**Parameters:**

**ADx**: Select ADC unit.

This parameter can be the following value:

- **TSB\_AD**

**ADREGx**: Select ADC result register.

This parameter can be one of the following values:

- **ADC\_REG\_00, ADC\_REG\_01, ADC\_REG\_02, ADC\_REG\_03**
- **ADC\_REG\_04, ADC\_REG\_05, ADC\_REG\_06, ADC\_REG\_07**
- **ADC\_REG\_08, ADC\_REG\_09, ADC\_REG\_10, ADC\_REG\_11**
- **ADC\_REG\_12, ADC\_REG\_13, ADC\_REG\_14, ADC\_REG\_15**
- **ADC\_REG\_SP**

**Description:**

This function will read ADC register's result storage flag state, overrun state, and result value which specified by **ADREGx** setting.

Relations between analog channel inputs and AD conversion result registers are shown in below tables.

**Fixed channel single mode**

Unit	Channel	Storage register
<b>TSB_AD</b>	ADC_AN_00	ADC_REG_00
	ADC_AN_01	ADC_REG_01
	ADC_AN_02	ADC_REG_02
	ADC_AN_03	ADC_REG_03
	ADC_AN_04	ADC_REG_04
	ADC_AN_05	ADC_REG_05
	ADC_AN_06	ADC_REG_06
	ADC_AN_07	ADC_REG_07
	ADC_AN_08	ADC_REG_08
	ADC_AN_09	ADC_REG_09
	ADC_AN_10	ADC_REG_10
	ADC_AN_11	ADC_REG_11
	ADC_AN_12	ADC_REG_12
	ADC_AN_13	ADC_REG_13
	ADC_AN_14	ADC_REG_14
	ADC_AN_EXT	ADC_REG_15

<b>Fixed-channel repeat mode</b>	
Interrupt mode	Storage register
Interrupt by each time ADC	ADC_REG_00
Interrupt by each time 2 ADC	ADC_REG_00 to ADC_REG_01
Interrupt by each time 3 ADC	ADC_REG_00 to ADC_REG_02
Interrupt by each time 4 ADC	ADC_REG_00 to ADC_REG_03
Interrupt by each time 5 ADC	ADC_REG_00 to ADC_REG_04
Interrupt by each time 6 ADC	ADC_REG_00 to ADC_REG_05
Interrupt by each time 7 ADC	ADC_REG_00 to ADC_REG_06
Interrupt by each time 8 ADC	ADC_REG_00 to ADC_REG_07

<b>Channel scan single mode / repeat mode</b>			
Unit	Start channel	Scan channel range	Storage register
TSB_AD	ADC_AN_00	15 channels	ADC_REG_00 to ADC_REG_14
	ADC_AN_01	14 channels	ADC_REG_01 to ADC_REG_14
	ADC_AN_02	13 channels	ADC_REG_02 to ADC_REG_14
	ADC_AN_03	12 channels	ADC_REG_03 to ADC_REG_15
	ADC_AN_04	11 channels	ADC_REG_04 to ADC_REG_14
	ADC_AN_05	10 channels	ADC_REG_05 to ADC_REG_14
	ADC_AN_06	9 channels	ADC_REG_06 to ADC_REG_14
	ADC_AN_07	8 channels	ADC_REG_07 to ADC_REG_14
	ADC_AN_08	7 channels	ADC_REG_08 to ADC_REG_14
	ADC_AN_09	6 channels	ADC_REG_09 to ADC_REG_14
	ADC_AN_10	5 channels	ADC_REG_10 to ADC_REG_14
	ADC_AN_11	4 channels	ADC_REG_11 to ADC_REG_14
	ADC_AN_12	3 channels	ADC_REG_12 to ADC_REG_14
	ADC_AN_13	2 channels	ADC_REG_13 to ADC_REG_14

---

	ADC_AN_14	1 channels	ADC_REG_14
--	-----------	------------	------------

About the ADC mode setting, please refer to relate APIs.

**\*Note:**

- 1 For top-priority AD conversion, the result is stored in “ADC\_REG\_SP”.
- 2 For 12-bit extension A/D conversion, the result is stored in “ADC\_REG\_15”.

**Return:** AD conversion result:

**ADResult** (Bit 0 to Bit 11) : store AD result value.

**Stored** (Bit 12) : ‘1’ means AD result has been stored. It will be cleared if this register is read.

**OverRun** (Bit 13) ‘1’ means new AD result overwrote the old one. It will be cleared if this register is read.

### 3.2.3.20      **ADC\_EnableTrigger**

Enable the trigger.

**Prototype:**

void

ADC\_EnableTrigger(void)

**Parameters:**

None

**Description:**

This function will enable the trigger

**Return:**

None

### 3.2.3.21      **ADC\_DisableTrigger**

Disable the trigger.

**Prototype:**

void

ADC\_DisableTrigger(void)

**Parameters:**

None

**Description:**

This function will disable the trigger

**Return:**

None

### 3.2.3.22 ADC\_SetTriggerStartup

Selects a trigger for startup of normal AD conversion

**Prototype:**

void

ADC\_SetTriggerStartup(ADC\_TRGx *TriggerStartup*)

**Parameters:**

**TriggerStartup:** trigger for startup of normal AD conversion

This parameter can be one of the following values:

- **ADC\_TRG\_00, ADC\_TRG\_01, ADC\_TRG\_02, ADC\_TRG\_03**
- **ADC\_TRG\_04, ADC\_TRG\_05, ADC\_TRG\_06, ADC\_TRG\_07**
- **ADC\_TRG\_08, ADC\_TRG\_09**

**Description:**

This function will select a trigger for startup of normal AD conversion

**Return:**

None

### 3.2.3.23 ADC\_SetTriggerStartupTop

Selects a trigger for startup of top-priority AD conversion

**Prototype:**

void

ADC\_SetTriggerStartupTop(ADC\_TRGx *TopTriggerStartup*)

**Parameters:**

**TopTriggerStartup:** trigger for startup of top-priority AD conversion

This parameter can be one of the following values:

- **ADC\_TRG\_00, ADC\_TRG\_01, ADC\_TRG\_02, ADC\_TRG\_03**
- **ADC\_TRG\_04, ADC\_TRG\_05, ADC\_TRG\_06, ADC\_TRG\_07**
- **ADC\_TRG\_08, ADC\_TRG\_09**

**Description:**

This function will select a trigger for startup of top-priority AD conversion

**Return:**

None

### **3.2.3.24      ADC\_DisableExtension**

Disable extension ADC channel

**Prototype:**

void

ADC\_DisableExtension(void)

**Parameters:**

None

**Description:**

This function will disable extension ADC channel

**Return:**

None

### **3.2.3.25      ADC\_EnableExtension**

Enable extension ADC channel

**Prototype:**

void

ADC\_EnableExtension(void)

**Parameters:**

None

**Description:**

This function will enable extension ADC channel

**Return:**

None

### 3.2.3.26     **ADC\_SetExtChannel**

Select the extension ADC channel

**Prototype:**

void

ADC\_SetExtChannel(ADC\_EXT\_AINx **ExtChannel**)

**Parameters:**

**ExtChannel:** The extension ADC channel

This parameter can be one of the following values:

- **ADC\_EXT\_AN\_15, ADC\_EXT\_AN\_16, ADC\_EXT\_AN\_17,**
- **ADC\_EXT\_AN\_18, ADC\_EXT\_AN\_19**

**Description:**

This function will select the extension ADC channel

**Return:**

None

### 3.2.3.27     **ADC\_SetExtClkSource**

Select the sample hold time source of extension ADC channel

**Prototype:**

void

ADC\_SetExtClkSource(uint32\_t **ClkSrc**)

**Parameters:**

**ClkSrc:** The sample hold time source of extension ADC channel.

This parameter can be one of the following values:

- **ADC\_EXT\_CLK\_SRC\_EXCR:** The source is the unique source of extension ADC channel
- **ADC\_EXT\_CLK\_SRC\_ADCLK:** The source is the normal source of ADC channel

**Description:**

This function will select the sample hold time source of extension ADC channel

**Return:**

None

### **3.2.3.28      ADC\_SetExtClk**

Select the sample hold time when the source is unique source

**Prototype:**

void

ADC\_SetExtClk (uint32\_t **Sample\_HoldTime**)

**Parameters:**

**Sample\_HoldTime**: The sample hold time.

This parameter can be one of the following values:

- **ADC\_CONVERSION\_CLK\_10**: 10 x <ADCLK>
- **ADC\_CONVERSION\_CLK\_20**: 20 x <ADCLK>

**Description:**

This function will select the sample hold time source of extension ADC channel

**Return:**

None

### 3.2.4 Data Structure Description

#### 3.2.4.1 ADC\_MonitorTypeDef

**Data Fields:**

ADC\_AINx

**CmpChannel**: Select which ADC channel will be used.

*It can be:*

**ADC\_AN\_00 to ADC\_AN\_14 and ADC\_AN\_EXT (16 channels)**

uint32\_t

**CmpCnt** Define how many valid comparison times will be counted, which can be **1 to 16**.

ADC\_CmpCondition

**Condition** Condition to compare ADC channel with Compare Register , which can be:

- **ADC\_LARGER\_THAN\_CMP\_REG**: If the value of the conversion result register is bigger than the comparison register 0, an interrupt is generated.
- **ADC\_SMALLER\_THAN\_CMP\_REG**: If the value of the conversion result register is smaller than the comparison register 0, an interrupt is generated.

ADC\_CmpCntMode

**CntMode** Mode to compare ADC channel with Compare Register, which can be:

- **ADC\_SEQUENCE\_CMP\_MODE**: Sequence mode.
- **ADC\_CUMULATION\_CMP\_MODE**: Cumulation mode.

uint32\_t

**CmpValue** Comparison value to be set in ADCMP0 or ADCMP1,

which can be **0 to 4095**

**(Note: please refer to part “AD monitor function” in datasheet for more detail usage information)**

#### 3.2.4.2 ADC\_State

**Data Fields for this union:**

uint32\_t

**All** specifies AD conversion state.

**Bit Fields:**

uint32\_t

**NormalBusy**(Bit 0) Normal A/D conversion busy flag (ADBF).

'1' means conversion is busy

uint32\_t

**NormalComplete** (Bit 1) Normal AD conversion complete flag (EOCF).

'1' means conversion is completed

uint32\_t

**TopBusy**(Bit 2) Top-priority A/D conversion busy flag (HPADBF).

'1' means conversion is busy

uint32\_t

**TopComplete** (Bit 3) Top-priority AD conversion complete flag (HPEOCF).

'1' means conversion is completed

uint32\_t

**Reserved** (Bit 4 to Bit 31) reserved.

### 3.2.4.3 ADC\_Result

**Data Fields for this union:**

uint32\_t

**All** specifies AD conversion result.

**Bit Fields:**

uint32\_t

**ADResult** (Bit 0 to Bit 11) means AD result value.

uint32\_t

**Stored** (Bit 12) '1' means AD result has been stored.

uint32\_t

**OverRun** (Bit 13)

'1' means new AD result overwrote the old one.

`uint32_t`

**Reserved** (Bit 14 to Bit 31) reserved.

## 4. CEC

### 4.1 Overview

This IP enables to transmit or receive data that conforms to Consumer Electronics Control protocol (conforms to HDMI 1.3a specifications).

TOSHIBA TMPM462x has a CEC module with 1 channel.

#### Reception

- Clock sampling at fs clock or TBxOUT which is output of 16bit Timer/Event counters
  - 1. Adjustable noise canceling time
  - 2. Data reception per 1byte
- Flexible data sampling point
  - 1. Data reception is available even when an address discrepancy is detected.
- Error detection
  - 1. Cycle error(min. / max.)
  - 2. ACK collision
  - 3. Waveform error

#### Transmission

- Data transmission per 1byte
  - 1. Triggered by auto-detection of bus free state
- Flexible waveform
  - 1. Adjustable rising edge and cycle
- Error detection
  - 1. Arbitration lost
  - 2. ACK response error

All driver APIs are contained in /Libraries/TX04\_Periph\_Driver/src/tmpm462\_cec.c, with /Libraries/TX04\_Periph\_Driver/inc/tmpm462\_cec.h containing the macros, data types, structures and API definitions for use by applications.

## 4.2 API Functions

### 4.2.1 Function List

- ◆ void CEC\_Enable(void)
- ◆ void CEC\_Disable(void)
- ◆ void CEC\_SWReset(void)
- ◆ Result CEC\_DefaultConfig(void)
- ◆ Result CEC\_SetLogicalAddr(CEC\_LogicalAddr *LogicalAddr*)
- ◆ Result CEC\_AddLogicalAddr(CEC\_LogicalAddr *LogicalAddr*)
- ◆ Result CEC\_RemoveLogicalAddr(CEC\_LogicalAddr *LogicalAddr*)
- ◆ CEC\_AddrListTypeDef CEC\_GetLogicalAddr(void)
- ◆ void CEC\_SetRxCtrl( FunctionalState **NewState** )
- ◆ Result CEC\_StartTx(void)
- ◆ void CEC\_StopTx(void)

- ◆ CEC\_DataTypeDef CEC\_GetRxData(void)
- ◆ void CEC\_SetTxData(uint8\_t **Data**, CEC\_EOMBit **EOM\_Flag**)
- ◆ FunctionalState CEC\_GetRxState(void)
- ◆ WorkState CEC\_GetTxState(void)
- ◆ CEC\_RxINTState CEC\_GetRxINTState(void)
- ◆ CEC\_TxINTState CEC\_GetTxINTState(void)
- ◆ Result CEC\_SetACKResponseMode(FunctionalState **NewState**)
- ◆ Result CEC\_SetNoiseCancellation(CEC\_LowCancellation **LowCancellation**,  
CEC\_HighCancellation **HighCancellation**)
- ◆ Result CEC\_SetCycleConfig(CEC\_CycleMin **CycleMin**, CEC\_CycleMax **CycleMax**)
- ◆ Result CEC\_SetDataValidTime(CEC\_ValidTime **ValidTime**)
- ◆ Result CEC\_SetTimeOutMode(CEC\_TimeOut **TimeOut**);
- ◆ Result CEC\_SetRxErrINTSuspend(FunctionalState **NewState**)
- ◆ Result CEC\_SetSnoopMode(FunctionalState **NewState**)
- ◆ Result CEC\_SetRxDetectWaveConfig (
   
                  CEC\_Logical1RisingTimeMin **Logical1RisingTimeMin**,
   
                  CEC\_Logical1RisingTimeMax **Logical1RisingTimeMax**,
   
                  CEC\_Logical0RisingTimeMin **Logical0RisingTimeMin**,
   
                  CEC\_Logical0RisingTimeMax **Logical0RisingTimeMax**)
- ◆ Result CEC\_SetRxStartBitWaveConfig(
   
                  CEC\_StartBitRisingTimeMin **RisingTimeMin**,
   
                  CEC\_StartBitRisingTimeMax **RisingTimeMax**,
   
                  CEC\_StartBitCycleMin **CycleMin**,
   
                  CEC\_StartBitCycleMax **CycleMax**)
- ◆ Result CEC\_SetRxWaveErrDetect(FunctionalState **NewState**)
- ◆ Result CEC\_SetTxWaveConfig(
   
                  CEC\_TxDataBitCycle **DataBitCycle**,
   
                  CEC\_TxDataBitRisingTime **DataBitRisingTime**,
   
                  CEC\_TxStartBitCycle **StartBitCycle**,
   
                  CEC\_TxStartBitRisingTime **StartBitRisingTime**)
- ◆ Result CEC\_SetTxBroadcast(FunctionalState **NewState**)
- ◆ Result CEC\_SetBusFreeTime(CEC\_BusFree **BusFree**)
- ◆ Result CEC\_SetRxStartBitDetect(FunctionalState **NewState**)
- ◆ void CEC\_SetSamplingClk(CEC\_SamplingClockSrc **ClkSrc**)

## 4.2.2 Detailed Description

Functions listed above can be divided into three parts:

- 1) Initialize and configure the common functions of CEC are handled by  
CEC\_Enable() , CEC\_Disable() , CEC\_DefaultConfig() , CEC\_SetLogicalAddr(),  
CEC\_AddLogicalAddr() , CEC\_RemoveLogicalAddr() , CEC\_GetLogicalAddr() ,  
CEC\_SetACKResponseMode() , CEC\_SetNoiseCancellation() ,  
CEC\_SetCycleConfig() , CEC\_SetDataValidTime() , CEC\_SetTimeOutMode() ,  
CEC\_SetRxErrINTSuspend() , CEC\_SetSnoopMode() ,  
CEC\_SetRxDetectWaveConfig() , CEC\_SetRxStartBitWaveConfig() ,  
CEC\_SetRxWaveErrDetect() , CEC\_SetTxWaveConfig() , CEC\_SetTxBroadcast() ,  
CEC\_SetBusFreeTime() , CEC\_SetRxStartBitDetect() and CEC\_SetSamplingClk().
- 2) Transfer control and error check of CEC are handled by

CEC\_SetRxCtrl() , CEC\_StartTx() , CEC\_StopTx() , CEC\_GetRxData() ,  
CEC\_SetTxData() , CEC\_GetRxState() , CEC\_GetTxState() , CEC\_GetRxINTState()  
and CEC\_GetTxINTState().

- 3) CEC\_SWReset() handle other specified functions.

### 4.2.3 Function Documentation

#### 4.2.3.1 CEC\_Enable

Enable CEC module.

**Prototype:**

void

CEC\_Enable(void)

**Parameters:**

None

**Description:**

This function will enable the CEC module. The CEC module should be enabled before using.

Register CECEN is modified by this function.

**Return:**

None

#### 4.2.3.2 CEC\_Disable

Disable CEC module.

**Prototype:**

void

CEC\_Disable(void)

**Parameters:**

None

**Description:**

Disable CEC module. When the CEC operation is disabled, no clocks are supplied to the CEC module except for the enable register. Thus power consumption can be reduced. When CEC is disabled after it was enabled, each register setting is maintained.

Register CECEN is modified by this function.

**Return:**

None

#### **4.2.3.3 CEC\_SWReset**

Reset the CEC module.

**Prototype:**

```
void  
CEC_SWReset(void)
```

**Parameters:**

None

**Description:**

Stop all the CEC operation and initializes the register.

The function affects as follows:

Reception: Stops immediately. The received data is discarded.

Transmission (including the CEC line): Stops immediately.

Register: All the registers other than CECEN are initialized.

Please note that software reset during transmission may cause the CEC line waveform that does not identical to the defined.

After calling this function, user can call the functions **CEC\_GetRxState()** (should return **DISABLE**) and **CEC\_GetTxState()** (should return **CEC\_TX\_STOPED**) to check reset finish or not.

CECRESET is modified by this function.

**Return:**

None

#### **4.2.3.4 CEC\_DefaultConfig**

Initialize the CEC in the default configuration.

**Prototype:**

```
Result  
CEC_DefaultConfig(void)
```

**Parameters:**

None

**Description:**

Initialize the CEC in the default configuration:

Idle Mode: on

Noise Cancellation Time: H: 1 cycle L: 1 cycle

Cycle Range: 2.05ms~2.75ms

Data Valid Time: 1.05ms

Time Out: 1 Bit

Rx Start Wave configure: Min of start: 3.5ms; Max of start: 3.9ms

Min of cycle: 4.3ms; Max of cycle: 4.7ms

Receive Bit Wave configure: Min of "1": 0.4ms; Max of "1": 0.8ms

Min of "0": 1.3ms; Max of "0": 1.7

Send Bit Wave configure: RV

Bus free configure: 5 bit cycle

Snoop mode: On

When the CEC reception is enabled or the transmission is in progress, the function will return **ERROR** and do nothing.

Registers CECEN, CECADD, CECRCR1, CECRCR2, CECRCR3 and CECTCR are modified by this function.

**Return:**

**SUCCESS** means set successful.

**ERROR** means set failed and do nothing.

#### 4.2.3.5 CEC\_SetLogicalAddr

Specify the logical address assigned to CEC.

**Prototype:**

Result

CEC\_SetLogicalAddr(CEC\_LogicalAddr *LogicalAddr*)

**Parameters:**

*LogicalAddr*: the logical address of CEC

This parameter can be one of the following values:

**CEC\_TV**, **CEC\_RECORDING\_DEVICE\_1**, **CEC\_RECORDING\_DEVICE\_2**,

**CEC\_STB\_1, CEC\_DVD\_1, CEC\_AUDIO\_SYSTEM, CEC\_STB\_2,  
CEC\_STB\_3, CEC\_DVD\_2, CEC\_RECORDING\_DEVICE\_3, CEC\_FREE\_USE,  
CEC\_BROADCAST**

**Description:**

Specify the logical address assigned to CEC. After call this function, the old logical address setting will be cleared and set the new one in the register.

When the CEC reception is enabled or the transmission is in progress, the function will return **ERROR** and do nothing.

Register CECADD is modified by this function.

**Return:**

**SUCCESS** means set successful.

**ERROR** means set failed and do nothing.

#### 4.2.3.6 CEC\_AddLogicalAddr

Add new logical address to CEC device.

**Prototype:**

Result

CEC\_AddLogicalAddr(CEC\_LogicalAddr *LogicalAddr*)

**Parameters:**

*LogicalAddr*: the logical address of CEC.

This parameter can be one of the following values:

**CEC\_TV, CEC\_RECORDING\_DEVICE\_1, CEC\_RECORDING\_DEVICE\_2,  
CEC\_STB\_1, CEC\_DVD\_1, CEC\_AUDIO\_SYSTEM, CEC\_STB\_2,  
CEC\_STB\_3, CEC\_DVD\_2, CEC\_RECORDING\_DEVICE\_3, CEC\_FREE\_USE,  
CEC\_BROADCAST**

**Description:**

Add one new logical address to CEC. After calling this function, the old logical address setting will be remain and just add a new address.

When the CEC reception is enabled or the transmission is in progress, the function will return **ERROR** and do nothing.

Register CECADD is modified by this function.

**Return:**

**SUCCESS** means set successful.

**ERROR** means set failed and do nothing.

#### 4.2.3.7 CEC\_RemoveLogicalAddr

Remove one of logical address from CEC device.

**Prototype:**

Result

CEC\_RemoveLogicalAddr(CEC\_LogicalAddr *LogicalAddr*)

**Parameters:**

*LogicalAddr* is the logical address of CEC.

This parameter can be one of the following values:

**CEC\_TV, CEC\_RECORDING\_DEVICE\_1, CEC\_RECORDING\_DEVICE\_2,  
CEC\_STB\_1, CEC\_DVD\_1, CEC\_AUDIO\_SYSTEM, CEC\_STB\_2,  
CEC\_STB\_3, CEC\_DVD\_2, CEC\_RECORDING\_DEVICE\_3, CEC\_FREE\_USE,  
CEC\_BROADCAST**

**Description:**

Remove one of logical address from CEC device.

After calling this function, other old logical address setting will be remained.

When the CEC reception is enabled or the transmission is in progress, the function will return **ERROR** and do nothing.

Register CECADD is modified by this function.

**Return:**

**SUCCESS** means set successful.

**ERROR** means set failed and do nothing.

#### 4.2.3.8 CEC\_GetLogicalAddr

Get the logical address of device.

**Prototype:**

CEC\_AddrListTypeDef

CEC\_GetLogicalAddr(void)

**Parameters:**

None

**Description:**

Get the logical address of device include the number of logical address and the address list.

**Return:**

The logical address list of device:

**CEC\_AddrListTypeDef**: The structure of the logical address list (refer to “4.3.4 Data Structure Description” for details).

#### **4.2.3.9 CEC\_SetRxCtrl**

Enable/Disable data reception of CEC.

**Prototype:**

void

CEC\_SetRxCtrl( FunctionalState **NewState**)

**Parameters:**

**NewState**: New state of the data reception function.

- **ENABLE** : enable reception function
- **DISABLE** : disable reception function

**Description:**

Control the reception operation of CEC. It takes a little time to reflect the setting of the <CECREN> bit to the circuit. After calling this function, user can call the function **CEC\_GetRxState()** to check enable/disable finish or not.

Register CECREN is modified by this function.

**Return:**

None

#### **4.2.3.10 CEC\_StartTx**

Start data transmission of CEC.

**Prototype:**

Result

CEC\_StartTx(void)

**Parameters:**

None

**Description:**

Start a frame data transmission of CEC.

When the transmission is in progress, the function will return **ERROR** and do nothing.

Register CECTEN is modified by this function.

**Return:**

**SUCCESS** means set successful.

**ERROR** means set failed and do nothing.

#### **4.2.3.11 CEC\_StopTx**

Stop data transmission of CEC.

**Prototype:**

void

CEC\_StopTx(void)

**Parameters:**

None

**Description:**

To stop transmission including the EOM bit that indicates “1”. This generates a transmission completion interrupt.

Register CECTEN is modified by this function.

**Return:**

None

#### **4.2.3.12 CEC\_GetRxData**

Read the data received.

**Prototype:**

CEC\_DataTypeDef

CEC\_GetRxData (void)

**Parameters:**

None

**Description:**

Read the received data. The data include the one byte of received data. The bit 7 is the MSB, the received ACK state and the received EOM state. The function should be called as soon as a reception interrupt is generated. The reception continues from the first data block until the final data block which has the EOM bit indicating “1”. After detecting the final data block, CEC waits for the next start bit.

**Return:**

The received data from receive Buffer.

**CEC\_DataTypeDef:** The structure of the data received (see Data Structure “4.3.4 Data Structure Description” for details).

#### 4.2.3.13 CEC\_SetTxData

Set the data to be sent.

**Prototype:**

```
void  
CEC_SetTxData(uint8_t Data,  
                CEC_EOMBit EOM_Flag)
```

**Parameters:**

**Data:** The 1 byte data to be sent.

**EOM\_Flag:** Specify the EOM bit to transmit, which can be:

- **CEC\_EOM** means last data of the frame.
- **CEC\_NO\_EOM** means not last data of the frame.

**Description:**

Set the data to be sent. The first byte of the frame should be set by this function before calling the function **CEC\_StartTx()**. When CEC starts transmitting the first bit of a byte of data, a transmit interrupt is generated. Subsequent to the transmit interrupt, a byte of next data can be set to the transmit buffer by this function. Data transfer continues in the above sequence until **EOM\_Bit** is set to **CEC\_EOM**.

Register CECTBUF is modified by this function.

**Return:**

None

#### 4.2.3.14 CEC\_GetRxState

Get the Receive state of CEC.

**Prototype:**

FunctionalState  
CEC\_GetRxState (void)

**Parameters:**

None

**Description:**

Get the Receive state of CEC.

**Return:**

**ENABLE** means CEC reception is enabled.

**DISABLE** means CEC reception is disabled.

### 4.2.3.15 CEC\_GetTxState

Get the transmission state of CEC

**Prototype:**

WorkState  
CEC\_GetTxState(void)

**Parameters:**

None

**Description:**

Get the transmission state of CEC.

**Return:**

**BUSY** means transmission is in progress.

**DONE** means transmission is completed or an interrupt is generated.

### 4.2.3.16 CEC\_GetRxINTState

Get the receive interrupt state of CEC

**Prototype:**

CEC\_RxINTState  
CEC\_GetRxINTState(void)

**Parameters:**

None

**Description:**

Get the receive interrupt state of CEC and return the result. Each bit is described as follow: **RxEnd**(Bit 0) means 1 byte of data reception is completed, **RxStartBit**(Bit 1) means a start bit is detected, **MAXCycleErr**(Bit 2) means The maximum cycle error detected, **MINCycleErr**(Bit 3) means the minimum cycle error detected, **ACKCollision**(Bit 4) means ACK collision detected, **Bufoverrun**(Bit 5) means receive buffer overrun detected and **WaveformErr**(Bit 6) means Waveform error detected

**Return:**

State of Receive Interrupt, Each bit is described as below:

**RxEnd**(Bit 0) means 1 byte of data reception is completed,  
**RxStartBit**(Bit 1) means a start bit is detected,  
**MAXCycleErr**(Bit 2) means the maximum cycle error detected,  
**MINCycleErr**(Bit 3) means the minimum cycle error detected,  
**ACKCollision**(Bit 4) means ACK collision detected,  
**Bufoverrun**(Bit 5) means receive buffer overrun detected,  
**WaveformErr**(Bit 6) means wave form error detected,

#### 4.2.3.17 CEC\_GetTxINTState

Get the transmission interrupt state of CEC.

**Prototype:**

```
CEC_TxINTState  
CEC_GetTxINTState(void)
```

**Parameters:**

None

**Description:**

Get the transmission interrupt state of CEC and return the result. Each bit is described as follow:

**TxStart**(Bit 0) means 1 byte of data transmission is started, **TxEnd**(Bit 1) means data transmission including the EOM bit is completed, **ArbitrationLost**(Bit 2) means arbitration lost occurs, **ACKErr**(Bit 3) means ACK error detected and **Bufoverrun**(Bit 4) means transmit buffer underrun detected.

**Return:**

State of Transmit Interrupt, Each bit is described as follow:

**TxStart**(Bit 0) means 1 byte of data transmission is started,  
**TxEnd**(Bit 1) means data transmission including the EOM bit is completed,  
**ArbitrationLost**(Bit 2) means arbitration lost occurs,  
**ACKErr**(Bit 3) means ACK error detected,  
**BufUnderrun**(Bit 4) means transmit buffer underrun detected,

#### 4.2.3.18 CEC\_SetACKResponseMode

Set the ACK response mode of CEC.

**Prototype:**

Result

CEC\_SetACKResponseMode(*FunctionalState NewState*)

**Parameters:**

**NewState**: New state of the ACK Response Mode.

- **ENABLE** : enable ACK Response Mode
- **DISABLE** : disable ACK Response Mode

**Description:**

Call this function enables you to specify if logical "0" is sent or not as an ACK response to the data block when destination address corresponds with the address set in the logical address register. The header block sends logical "0" as an ACK response regardless of the bit setting when detecting the addresses corresponding. Please refer to the "Preconfiguration (5) ACK Response of CEC" in the datasheet.

When the CEC reception is enabled or the transmission is in progress, the function will return **ERROR** and do nothing.

Register CECRRCR1< CECACKDIS> is modified by this function.

**Return:**

**SUCCESS** means set successful.

**ERROR** means set failed and do nothing.

#### 4.2.3.19 CEC\_SetNoiseCancellation

Set the Noise Cancellation Mode of CEC.

**Prototype:**

Result

CEC\_SetNoiseCancellation(CEC\_LowCancellation **LowCancellation**,  
CEC\_HighCancellation **HighCancellation**)

**Parameters:**

**LowCancellation:** The number of “0” samplings for noise. This parameter can be one of the following values:

- **CEC\_LOW\_CANCELLATION\_1:** 1 cycle,
- **CEC\_LOW\_CANCELLATION\_2:** 2 cycles,
- **CEC\_LOW\_CANCELLATION\_3:** 3 cycles,
- **CEC\_LOW\_CANCELLATION\_4:** 4 cycles,

**HighCancellation:** The number of “1” samplings for noise Cancellation. This parameter can be one of the following values:

- **CEC\_HIGH\_CANCELLATION\_1:** 1 cycle,
- **CEC\_HIGH\_CANCELLATION\_2:** 2 cycles,
- **CEC\_HIGH\_CANCELLATION\_3:** 3 cycles,
- **CEC\_HIGH\_CANCELLATION\_4:** 4 cycles.

**Description:**

The noise cancellation time is configurable with the **LowCancellation** and **HighCancellation** by this function. You can configure the time to detect “1” and “0” respectively. It is considered as noise if “1”s or “0”s of the same number as the specified value are not sampled. Please refer to the “Preconfiguration (2) Noise Cancellation Time of CEC” in the datasheet.

When the CEC reception is enabled or the transmission is in progress, the function will return **ERROR** and do nothing.

Registers CECRRCR1< CECHNC>, CECRRCR1< CECLNC> are modified by this function.

**Return:**

**SUCCESS** means set successful.

**ERROR** means set failed and do nothing.

#### 4.2.3.20 CEC\_SetCycleConfig

Set the cycle error detected configuration of CEC

**Prototype:**

Result

```
CEC_SetCycleConfig(CEC_CycleMin CycleMin,  
                    CEC_CycleMax CycleMax)
```

**Parameters:**

**CycleMin:** Time to identify as min. cycle error. This parameter can be one of the following values:

- **CEC\_CYCLE\_MIN\_0:** 2.05ms,
- **CEC\_CYCLE\_MIN\_1:** 2.05ms+1cycle,
- **CEC\_CYCLE\_MIN\_2:** 2.05ms+2cycles,

- **CEC\_CYCLE\_MIN\_3**: 2.05ms+3cycles,
- **CEC\_CYCLE\_MIN\_4**: 2.05ms-1cycles,
- **CEC\_CYCLE\_MIN\_5**: 2.05ms-2cycles,
- **CEC\_CYCLE\_MIN\_6**: 2.05ms-3cycles,
- **CEC\_CYCLE\_MIN\_7**: 2.05ms-4cycles.

**CycleMax**: Time to identify as max. cycle error. This parameter can be one of the following

- **CEC\_CYCLE\_MAX\_0**: 2.75ms,
- **CEC\_CYCLE\_MAX\_1**: 2.75ms+1cycles,
- **CEC\_CYCLE\_MAX\_2**: 2.75ms+2cycles,
- **CEC\_CYCLE\_MAX\_3**: 2.75ms+3cycles,
- **CEC\_CYCLE\_MAX\_4**: 2.75ms-1cycles,
- **CEC\_CYCLE\_MAX\_5**: 2.75ms-2cycles,
- **CEC\_CYCLE\_MAX\_6**: 2.75ms-3cycles,
- **CEC\_CYCLE\_MAX\_7**: 2.75ms-4cycles.

#### Description:

Call this function to detect a cycle error.

You can specify the time to detect a cycle error for each sampling clock cycle between the ranges of -4 to +3 cycles from the maximum or minimum time set in the CEC standard. Detecting an error during data reception causes an error interrupt, and CEC waits for the next start bit. The received data is discarded.

When the CEC reception is enabled or the transmission is in progress, the function will return **ERROR** and do nothing.

Registers CECRRCR1< CECMIN>, CECRRCR1< CECMAX> are modified by this function.

#### Return:

**SUCCESS** means set successful.

**ERROR** means set failed and do nothing.

### 4.2.3.21 CEC\_SetDataValidTime

Specify the point of determining the data as 0 or 1.

#### Prototype:

Result

CEC\_SetDataValidTime(CEC\_ValidTime *ValidTime*)

#### Parameters:

**ValidTime**: Point of determining the data as 0 or 1. This parameter can be one of the following values:

- **CEC\_VALID\_TIME\_0**: 1.05ms,
- **CEC\_VALID\_TIME\_1**: 1.05ms+2cycles,
- **CEC\_VALID\_TIME\_2**: 1.05ms+4cycles,
- **CEC\_VALID\_TIME\_3**: 1.05ms+6cycles,
- **CEC\_VALID\_TIME\_4**: 1.05ms-2cycles,

- **CEC\_VALID\_TIME\_5**: 1.05ms-4cycles,
- **CEC\_VALID\_TIME\_6**: 1.05ms-6cycles.

**Description:**

Call this function for configuring the point of determining the data as “0” or “1”.

You can specify it per two sampling clock cycles between the ranges of + or - 6 cycles with approx. 1.05 ms from the bit start point. Please refer to the “Preconfiguration (4) Point of Determining Data Time of CEC” in the datasheet.

When the CEC reception is enabled or the transmission is in progress, the function will return **ERROR** and do nothing.

Register CECRCR1< CECDAT> is modified by this function.

**Return:**

**SUCCESS** means set successful.

**ERROR** means set failed and do nothing.

#### 4.2.3.22      **CEC\_SetTimeOutMode**

Specify the time to determine a timeout.

**Prototype:**

Result

CEC\_SetTimeOutMode(CEC\_TimeOut *TimeOut*)

**Parameters:**

**TimeOut**: The Number of Cycle to identify time out. This parameter can be one of the following values:

- **CEC\_TIME\_OUT\_1\_BIT**: 1 bit cycle,
- **CEC\_TIME\_OUT\_2\_BIT**: 2 bit cycle,
- **CEC\_TIME\_OUT\_3\_BIT**: 3 bit cycle.

**Description:**

Call this function to specify the time to determine a time out.

This is used when the setting of a receive error interrupt suspension, which is specified in set error interrupt is suspended.

When the CEC reception is enabled or the transmission is in progress, the function will return **ERROR** and do nothing.

Register CECRCR1< CECTOUT> is modified by this function.

**Return:**

**SUCCESS** means set successful.

**ERROR** means set failed and do nothing.

#### 4.2.3.23 CEC\_SetRxErrINTSuspend

Specify if a receive error interrupt is suspended or not.

**Prototype:**

Result

CEC\_SetRxErrINTSuspend(**FunctionalState NewState**)

**Parameters:**

**NewState:** The state of a receive error interrupt is suspended or not.

- **ENABLE:** enable the error interrupt
- **DISABLE:** disable the error interrupt

**Description:**

Call this function to specify if a reception error interrupt (maximum cycle error, buffer overrun and waveform error) is suspended or not. Setting **ENABLE** generates no interrupt at the error detection.

When the CEC reception is enabled or the transmission is in progress, the function will return **ERROR** and do nothing.

Register CECRRCR1< CECRIHLD> is modified by this function.

**Return:**

**SUCCESS** means set successful.

**ERROR** means set failed and do nothing.

#### 4.2.3.24 CEC\_SetSnoopMode

Specify if data is received or not when destination address does not correspond with the address set in the logical address register.

**Prototype:**

Result

CEC\_SetSnoopMode(**FunctionalState NewState**)

**Parameters:**

**NewState:** The state of snoop mode enable or not.

- **ENABLE:** enable snoop mode
- **DISABLE:** disable snoop mode

**Description:**

By calling this function, you can specify whether the data should be received or not when destination address does not correspond with the address set in the

logical address register. In this case, the data is received as usual, and an interrupt is generated by detecting an error. However, an ACK response of neither the header block nor the data block is sent. A broadcast message is received regardless of the Snoop Mode.

When the CEC reception is enabled or the transmission is in progress, the function will return **ERROR** and do nothing.

Register CECRCR1< CECOTH> is modified by this function.

**Return:**

**SUCCESS** means set successful.

**ERROR** means set failed and do nothing.

#### 4.2.3.25 CEC\_SetRxDetectWaveConfig

Specify waveform error detection range

**Prototype:**

Result

CEC\_SetRxDetectWaveConfig(

    CEC\_Logical1RisingTimeMin *Logical1RisingTimeMin*,  
    CEC\_Logical1RisingTimeMax *Logical1RisingTimeMax*,  
    CEC\_Logical0RisingTimeMin *Logical0RisingTimeMin*,  
    CEC\_Logical0RisingTimeMax *Logical0RisingTimeMax*)

**Parameters:**

**Logical1RisingTimeMin:** The fastest rising timing of logical “1” determined as proper. This parameter can be one of the following values:

- **CEC\_LOGICAL\_1\_RISING\_TIME\_MIN\_0**: 0.4ms,
- **CEC\_LOGICAL\_1\_RISING\_TIME\_MIN\_1**: 0.4ms-1cycle,
- **CEC\_LOGICAL\_1\_RISING\_TIME\_MIN\_2**: 0.4ms-2cycles,
- **CEC\_LOGICAL\_1\_RISING\_TIME\_MIN\_3**: 0.4ms-3cycles,
- **CEC\_LOGICAL\_1\_RISING\_TIME\_MIN\_4**: 0.4ms-4cycles,
- **CEC\_LOGICAL\_1\_RISING\_TIME\_MIN\_5**: 0.4ms-5cycles,
- **CEC\_LOGICAL\_1\_RISING\_TIME\_MIN\_6**: 0.4ms-6cycles,
- **CEC\_LOGICAL\_1\_RISING\_TIME\_MIN\_7**: 0.4ms-7cycles.

**Logical1RisingTimeMax:** The latest rising timing of logical “1” determined as proper waveform. This parameter can be one of the following values:

- **CEC\_LOGICAL\_1\_RISING\_TIME\_MAX\_0**: 0.8ms,
- **CEC\_LOGICAL\_1\_RISING\_TIME\_MAX\_1**: 0.8ms+1cycle,
- **CEC\_LOGICAL\_1\_RISING\_TIME\_MAX\_2**: 0.8ms+2cycles,
- **CEC\_LOGICAL\_1\_RISING\_TIME\_MAX\_3**: 0.8ms+3cycles,
- **CEC\_LOGICAL\_1\_RISING\_TIME\_MAX\_4**: 0.8ms+4cycles,
- **CEC\_LOGICAL\_1\_RISING\_TIME\_MAX\_5**: 0.8ms+5cycles,
- **CEC\_LOGICAL\_1\_RISING\_TIME\_MAX\_6**: 0.8ms+6cycles,
- **CEC\_LOGICAL\_1\_RISING\_TIME\_MAX\_7**: 0.8ms+7cycles.

**Logical0RisingTimeMin:** The fastest rising timing of logical “0” determined as proper. This parameter can be one of the following values:

- **CEC\_LOGICAL\_0\_RISING\_TIME\_MIN\_0:** 1.3ms,
- **CEC\_LOGICAL\_0\_RISING\_TIME\_MIN\_1:** 1.3ms -1cycle,
- **CEC\_LOGICAL\_0\_RISING\_TIME\_MIN\_2:** 1.3ms -2cycles,
- **CEC\_LOGICAL\_0\_RISING\_TIME\_MIN\_3:** 1.3ms -3cycles,
- **CEC\_LOGICAL\_0\_RISING\_TIME\_MIN\_4:** 1.3ms -4cycles,
- **CEC\_LOGICAL\_0\_RISING\_TIME\_MIN\_5:** 1.3ms -5cycles,
- **CEC\_LOGICAL\_0\_RISING\_TIME\_MIN\_6:** 1.3ms -6cycles,
- **CEC\_LOGICAL\_0\_RISING\_TIME\_MIN\_7:** 1.3ms -7cycles.

**Logical0RisingTimeMax:** The latest rising timing of logical “0” determined as proper waveform. This parameter can be one of the following values:

- **CEC\_LOGICAL\_0\_RISING\_TIME\_MAX\_0:** 1.7ms,
- **CEC\_LOGICAL\_0\_RISING\_TIME\_MAX\_1:** 1.7ms +1cycle,
- **CEC\_LOGICAL\_0\_RISING\_TIME\_MAX\_2:** 1.7ms +2cycles,
- **CEC\_LOGICAL\_0\_RISING\_TIME\_MAX\_3:** 1.7ms +3cycles,
- **CEC\_LOGICAL\_0\_RISING\_TIME\_MAX\_4:** 1.7ms +4cycles,
- **CEC\_LOGICAL\_0\_RISING\_TIME\_MAX\_5:** 1.7ms +5cycles,
- **CEC\_LOGICAL\_0\_RISING\_TIME\_MAX\_6:** 1.7ms +6cycles,
- **CEC\_LOGICAL\_0\_RISING\_TIME\_MAX\_7:** 1.7ms +7cycles.

#### Description:

Call this function to detect an error when a received waveform is out of the defined tolerance range,

You can specify the detection time with **Logical1RisingTimeMin**, **Logical1RisingTimeMax**, **Logical0RisingTimeMin** and **Logical0RisingTimeMax**.

Please refer to the “Preconfiguration (10) Waveform Error Detection of CEC” in the datasheet.

When the CEC reception is enabled or the transmission is in progress, the function will return **ERROR** and do nothing.

Register CECRCR3 is modified by this function.

#### Return:

**SUCCESS** means set successful.

**ERROR** means set failed and do nothing.

### 4.2.3.26 CEC\_SetRxStartBitWaveConfig

Specify the cycles to detect a start bit and the rising timing of a start bit in its detection.

#### Prototype:

Result

CEC\_SetRxStartBitWaveConfig(

**CEC\_StartBitRisingTimeMin** **RisingTimeMin**,

**CEC\_StartBitRisingTimeMax** **RisingTimeMax**,

---

CEC\_StartBitCycleMin **CycleMin**,  
CEC\_StartBitCycleMax **CycleMax**)

**Parameters:**

**RisingTimeMin:** Min. time of start bit rising timing. This parameter can be one of the following values:

- **CEC\_START\_BIT\_RISING\_TIME\_MIN\_0:** 3.5ms,
- **CEC\_START\_BIT\_RISING\_TIME\_MIN\_1:** 3.5ms-1cycle,
- **CEC\_START\_BIT\_RISING\_TIME\_MIN\_2:** 3.5ms-2cycles,
- **CEC\_START\_BIT\_RISING\_TIME\_MIN\_3:** 3.5ms-3cycles,
- **CEC\_START\_BIT\_RISING\_TIME\_MIN\_4:** 3.5ms-4cycles,
- **CEC\_START\_BIT\_RISING\_TIME\_MIN\_5:** 3.5ms-5cycles,
- **CEC\_START\_BIT\_RISING\_TIME\_MIN\_6:** 3.5ms-6cycles,
- **CEC\_START\_BIT\_RISING\_TIME\_MIN\_7:** 3.5ms-7cycles.

**RisingTimeMax:** Max. time of start bit rising timing. This parameter can be one of the following values:

- **CEC\_START\_BIT\_RISING\_TIME\_MAX\_0:** 3.9ms,
- **CEC\_START\_BIT\_RISING\_TIME\_MAX\_1:** 3.9ms+1cycle,
- **CEC\_START\_BIT\_RISING\_TIME\_MAX\_2:** 3.9ms+2cycles,
- **CEC\_START\_BIT\_RISING\_TIME\_MAX\_3:** 3.9ms+3cycles,
- **CEC\_START\_BIT\_RISING\_TIME\_MAX\_4:** 3.9ms+4cycles,
- **CEC\_START\_BIT\_RISING\_TIME\_MAX\_5:** 3.9ms+5cycles,
- **CEC\_START\_BIT\_RISING\_TIME\_MAX\_6:** 3.9ms+6cycles,
- **CEC\_START\_BIT\_RISING\_TIME\_MAX\_7:** 3.9ms+7cycles.

**CycleMin:** Min. cycle to detect start bit. This parameter can be one of the following values:

- **CEC\_START\_BIT\_CYCLE\_MIN\_0:** 4.3ms,
- **CEC\_START\_BIT\_CYCLE\_MIN\_1:** 4.3ms-1cycle,
- **CEC\_START\_BIT\_CYCLE\_MIN\_2:** 4.3ms -2cycles,
- **CEC\_START\_BIT\_CYCLE\_MIN\_3:** 4.3ms -3cycles,
- **CEC\_START\_BIT\_CYCLE\_MIN\_4:** 4.3ms -4cycles,
- **CEC\_START\_BIT\_CYCLE\_MIN\_5:** 4.3ms -5cycles,
- **CEC\_START\_BIT\_CYCLE\_MIN\_6:** 4.3ms -6cycles,
- **CEC\_START\_BIT\_CYCLE\_MIN\_7:** 4.3ms -7cycles.

**CycleMax:** Max. cycle to detect start bit. This parameter can be one of the following values:

- **CEC\_START\_BIT\_CYCLE\_MAX\_0:** 4.7ms,
- **CEC\_START\_BIT\_CYCLE\_MAX\_1:** 4.7ms+1cycle,
- **CEC\_START\_BIT\_CYCLE\_MAX\_2:** 4.7ms +2cycles,
- **CEC\_START\_BIT\_CYCLE\_MAX\_3:** 4.7ms +3cycles,
- **CEC\_START\_BIT\_CYCLE\_MAX\_4:** 4.7ms +4cycles,
- **CEC\_START\_BIT\_CYCLE\_MAX\_5:** 4.7ms +5cycles,
- **CEC\_START\_BIT\_CYCLE\_MAX\_6:** 4.7ms +6cycles,
- **CEC\_START\_BIT\_CYCLE\_MAX\_7:** 4.7ms +7cycles.

**Description:**

Calling this function allows you to specify the rising timing and a cycle of the start bit detection respectively.

**RisingTimeMin** is to specify the fastest start bit rising timing. **RisingTimeMax** is to specify the latest start bit rising. **CycleMin** is to specify the minimum cycle of a start bit. **CycleMax** is to specify the maximum cycle of a start bit.

Please refer to the “Preconfiguration (9) Start Bit Detection of CEC” in the datasheet.

When the CEC reception is enabled or the transmission is in progress, the function will return **ERROR** and do nothing.

Register CECRCR2 is modified by this function.

**Return:**

**SUCCESS** means set successful.

**ERROR** means set failed and do nothing.

#### 4.2.3.27 CEC\_SetRxWaveErrDetect

Enable or disable the function that detects a received waveform does not identical to the one defined and generates waveform error interrupt.

**Prototype:**

Result

CEC\_SetRxWaveErrDetect(FunctionalState **NewState**)

**Parameters:**

**NewState**: The state of Waveform error detection Mode.

- **ENABLE**: enable the waveform error detection mode.
- **DISABLE**: disable the waveform error detection mode.

**Description:**

Enable or disable the function that detects a received waveform does not identical to the one defined and generates waveform error interrupt.

When the CEC reception is enabled or the transmission is in progress, the function will return **ERROR** and do nothing.

Register CECRCR3< CECWAVEN> is modified by this function.

**Return:**

**SUCCESS** means set successful.

**ERROR** means set failed and do nothing.

#### 4.2.3.28 CEC\_SetTxWaveConfig

Specify the waveform parameter for transmit

**Prototype:**

Result

CEC\_SetTxWaveConfig(CEC\_TxDataBitCycle **DataBitCycle** ,

CEC\_TxDataBitRisingTime **DataBitRisingTime**,  
CEC\_TxStartBitCycle **StartBitCycle**,  
CEC\_TxStartBitRisingTime **StartBitRisingTime**)

**Parameters:**

**DataBitCycle**: the cycle of a data bit. parameter can be one of the following values:

- CEC\_TX\_DATA\_BIT\_CYCLE\_0: RV (Reference value: 2.4ms approx.),
- CEC\_TX\_DATA\_BIT\_CYCLE\_1: RV-1cycle,
- CEC\_TX\_DATA\_BIT\_CYCLE\_2: RV-2cycles,
- CEC\_TX\_DATA\_BIT\_CYCLE\_3: RV-3cycles,
- CEC\_TX\_DATA\_BIT\_CYCLE\_4: RV-4cycles,
- CEC\_TX\_DATA\_BIT\_CYCLE\_5: RV-5cycles,
- CEC\_TX\_DATA\_BIT\_CYCLE\_6: RV-6cycles,
- CEC\_TX\_DATA\_BIT\_CYCLE\_7: RV-7cycles,
- CEC\_TX\_DATA\_BIT\_CYCLE\_8: RV-8cycles,
- CEC\_TX\_DATA\_BIT\_CYCLE\_9: RV-9cycles,
- CEC\_TX\_DATA\_BIT\_CYCLE\_10: RV-10cycles,
- CEC\_TX\_DATA\_BIT\_CYCLE\_11: RV-11cycles,
- CEC\_TX\_DATA\_BIT\_CYCLE\_12: RV-12cycles,
- CEC\_TX\_DATA\_BIT\_CYCLE\_13: RV-13cycles,
- CEC\_TX\_DATA\_BIT\_CYCLE\_14: RV-14cycles,
- CEC\_TX\_DATA\_BIT\_CYCLE\_15: RV-15cycles.

**DataBitRisingTime**: The rising timing of a data bit. parameter can be one of the following values:

- CEC\_TX\_DATA\_BIT\_RISING\_TIME\_0: RV (logical "1": 0.6 ms approx., logical "0": 1.5 ms approx),
- CEC\_TX\_DATA\_BIT\_RISING\_TIME\_1: RV-1cycle,
- CEC\_TX\_DATA\_BIT\_RISING\_TIME\_2: RV-2cycles,
- CEC\_TX\_DATA\_BIT\_RISING\_TIME\_3: RV-3cycles,

**StartBitCycle**: the cycle of a start bit. This parameter can be one of the following values:

- CEC\_TX\_START\_BIT\_CYCLE\_0: RV (4.5ms approx.),
- CEC\_TX\_START\_BIT\_CYCLE\_1: RV-1cycle,
- CEC\_TX\_START\_BIT\_CYCLE\_2: RV-2cycles,
- CEC\_TX\_START\_BIT\_CYCLE\_3: RV-3cycles,
- CEC\_TX\_START\_BIT\_CYCLE\_4: RV-4cycles,
- CEC\_TX\_START\_BIT\_CYCLE\_5: RV-5cycles,
- CEC\_TX\_START\_BIT\_CYCLE\_6: RV-6cycles,
- CEC\_TX\_START\_BIT\_CYCLE\_7: RV-7cycles.

**StartBitRisingTime**: the rising timing of a start bit. This parameter can be one of the following values:

- CEC\_TX\_START\_BIT\_RISING\_TIME\_0: RV (3.7ms approx.),
- CEC\_TX\_START\_BIT\_RISING\_TIME\_1: RV-1cycle,
- CEC\_TX\_START\_BIT\_RISING\_TIME\_2: RV-2cycles,
- CEC\_TX\_START\_BIT\_RISING\_TIME\_3: RV-3cycles,
- CEC\_TX\_START\_BIT\_RISING\_TIME\_4: RV-4cycles,
- CEC\_TX\_START\_BIT\_RISING\_TIME\_5: RV-5cycles,
- CEC\_TX\_START\_BIT\_RISING\_TIME\_6: RV-6cycles,
- CEC\_TX\_START\_BIT\_RISING\_TIME\_7: RV-7cycles.

**Description:**

Both start bit and data bit are capable of adjusting the rising timing and cycle. With the **DataBitCycle**, **DataBitRisingTime**, **StartBitCycle** and **StartBitRisingTime**, the timing can be specified between the defined fastest rising/cycle timing and the reference value.

Please refer to the “Preconfiguration (3) Adjusting Transmission Waveform of CEC” in the datasheet.

When the transmission is in progress, the function will return **ERROR** and do nothing.

Register CECTCR is modified by this function.

**Return:**

**SUCCESS** means set successful.

**ERROR** means set failed and do nothing.

#### 4.2.3.29 CEC\_SetTxBroadcast

Set message as a broadcast message or not.

**Prototype:**

Result

CEC\_SetTxBroadcast(FunctionalState **NewState**)

**Parameters:**

**NewState**: The state of Broadcast mode.

- **ENABLE**: enable the Broadcast mode.
- **DISABLE**: disable the Broadcast mode.

**Description:**

Call this function and set **NewState** to **ENABLE** when transmitting a broadcast message. If **NewState** is **ENABLE**, “0” response during an ACK cycle results in an error. If **NewState** is **DISABLE**, “1” response during an ACK cycle results in an error

When the transmission is in progress, the function will return **ERROR** and do nothing.

Register CECTCR<CECBRD> is modified by this function.

**Return:**

**SUCCESS** means set successful.

**ERROR** means set failed and do nothing.

#### 4.2.3.30 CEC\_SetBusFreeTime

Specify time of a bus to be free that checked before transmission.

**Prototype:**

Result

CEC\_SetBusFreeTime (CEC\_BusFree **BusFree**)

**Parameters:**

**BusFree**: the cycle of a data bit. This parameter can be one of the following values:

- **CEC\_BUS\_FREE\_1\_BIT**: 1 bit cycle,
- **CEC\_BUS\_FREE\_2\_BIT**: 2 bit cycles,
- **CEC\_BUS\_FREE\_3\_BIT**: 3 bit cycles,
- **CEC\_BUS\_FREE\_4\_BIT**: 4 bit cycles,
- **CEC\_BUS\_FREE\_5\_BIT**: 5 bit cycles,
- **CEC\_BUS\_FREE\_6\_BIT**: 6 bit cycles,
- **CEC\_BUS\_FREE\_7\_BIT**: 7 bit cycles,
- **CEC\_BUS\_FREE\_8\_BIT**: 8 bit cycles,
- **CEC\_BUS\_FREE\_9\_BIT**: 9 bit cycles,
- **CEC\_BUS\_FREE\_10\_BIT**: 10 bit cycles,
- **CEC\_BUS\_FREE\_11\_BIT**: 11 bit cycles,
- **CEC\_BUS\_FREE\_12\_BIT**: 12 bit cycles,
- **CEC\_BUS\_FREE\_13\_BIT**: 13 bit cycles,
- **CEC\_BUS\_FREE\_14\_BIT**: 14 bit cycles,
- **CEC\_BUS\_FREE\_15\_BIT**: 15 bit cycles,
- **CEC\_BUS\_FREE\_16\_BIT**: 16 bit cycles.

**Description:**

Configure the wait time for a bus to be free with calling this function. It can be specified cycle from 1 cycle to 16 cycles.

Start point to check if a bus is free is the end of final bit. If a bus is free for specified **CEC\_BUS\_FREE\_1\_BIT**, transmission starts. Please refer to the “Preconfiguration (1) Bus Free Wait Timeof CEC” in the datasheet.

When the transmission is in progress, the function will return **ERROR** and do nothing.

Register CECTCR< CECFREE> is modified by this function.

**Return:**

**SUCCESS** means set successful.

**ERROR** means set failed and do nothing.

#### 4.2.3.31 CEC\_SetRxStartBitDetect

Enable or disable the function that detects a reception of start bit and generates interrupt.

**Prototype:**

Result

CEC\_SetRxStartBitDetect(**FunctionalState NewState**)

**Parameters:**

**NewState**: The state of Start bit detection Mode.

- **ENABLE**: enable Rx start bit detection mode.
- **DISABLE**: disable Rx start bit detection mode.

**Description:**

Enable or disable the function that detects a reception of start bit and generates interrupt.

When the CEC reception is enabled or the transmission is in progress, the function will return **ERROR** and do nothing.

Register CECR3< CEC RSTAEN> is modified by this function.

**Return:**

**SUCCESS** means set successful.

**ERROR** means set failed and do nothing.

#### 4.2.3.32 CEC\_SetSamplingClk

Specify the sampling clock to CEC.

**Prototype:**

void

void CEC\_SetSamplingClk(CEC\_SamplingClockSrc **ClikSrc**)

**Parameters:**

**ClikSrc**: The sampling clock source of CEC.This parameter can be one of the following values:

- **CEC\_SAMPLING\_CLK\_SRC\_LOW\_SPEED**: Low-speed clock (fs)
- **CEC\_SAMPLING\_CLK\_SRC\_TBOUT**: TBxOUT

**Description:**

Specify the sampling clock to CEC.

Call this function first to select **ClikSrc** as the sampling clock after starting (permitting) the CEC operation.

Register FSSEL< CECCCLK> is modified by this function.

**Return:**

None

## 4.2.4 Data Structure Description

### 4.2.4.1 CEC\_DataTypeDef

**Data Fields:**

uint8\_t

**Data** Reads one byte of data received. The bit 7 is the MSB.

CEC\_ACKState

**ACKBit** The received ACK bit which can be:

- **CEC\_ACK** means the ACK bit is “1”
- **CEC\_NO\_ACK** means the ACK bit is “0”

CEC\_EOMBit

**EOMBit** The received EOM bit which can be:

- **CEC\_EOM** means the EOM bit is “1”
- **CEC\_NO\_EOM** means the EOM bit is “0”

### 4.2.4.2 CEC\_AddrListTypeDef

**Data Fields:**

uint8\_t

**AddrNumber** is the number of logical address.

CEC\_LogicalAddr

**AddrList[16]** is the logical address list of the CEC device.

Every item of the list can be one of the following values: CEC\_TV,  
CEC\_RECORDING\_DEVICE\_1, CEC\_RECORDING\_DEVICE\_2, CEC\_STB\_1,  
CEC\_DVD\_1, CEC\_AUDIO\_SYSTEM, CEC\_STB\_2, CEC\_STB\_3, CEC\_DVD\_2,  
CEC\_RECORDING\_DEVICE\_3, CEC\_FREE\_USE, CEC\_BROADCAST

## 5. EXB

### 5.1 Overview

The TMPM462x has a built-in external bus interface to connect to external memory, I/Os, etc. This interface consists of an external bus interface circuit (EBIF), a chip selector (CS) and a wait controller.

The chip selector and wait controller designate mapping addresses in a 2-block address space and also control wait states and data bus widths (8- or 16-bit) in these space.

The external bus interface circuit (EBIF) controls the timing of external buses based on the chip selector and wait controller settings.

All driver APIs are contained in /Libraries/TX04\_Periph\_Driver/src/tmpm462\_exb.c, with /Libraries/TX04\_Periph\_Driver/inc/tmpm462\_exb.h containing the macros, data types, structures and API definitions for use by applications.

## 5.2 API Functions

### 5.2.1 Function List

- ◆ void EXB\_SetBusMode(uint8\_t **BusMode**);
- ◆ void EXB\_SetBusCycleExtension(uint8\_t **Cycle**);
- ◆ void EXB\_Enable(uint8\_t **ChipSelect**);
- ◆ void EXB\_Disable(uint8\_t **ChipSelect**);
- ◆ void EXB\_Init(uint8\_t **ChipSelect**, EXB\_InitTypeDef\* **InitStruct**);
- ◆ Result EXB\_SetClkOutputDivision(uint8\_t **ClkDiv**);
- ◆ void EXB\_EnableClkOutput(void);
- ◆ void EXB\_DisableClkOutput(void);
- ◆ FunctionalState EXB\_GetClkOutputState(void);

### 5.2.2 Detailed Description

Functions listed above can be divided into three parts:

- 1) Configure the EXB bus mode, bus cycle extension, data bus widths and the cycle of external buses based on the chip selector.  
EXB\_SetBusMode(), EXB\_SetBusCycleExtension() and EXB\_Init().
- 2) Enable and disable control of EXB.  
EXB\_Enable(), EXB\_Disable().
- 3) Configure the clock output of EXB or get the state of the clock output.  
EXB\_SetClkOutputDivision(), EXB\_EnableClkOutput(),  
EXB\_DisableClkOutput(), EXB\_GetClkOutputState().

### 5.2.3 Function Documentation

#### 5.2.3.1 EXB\_SetBusMode

Set external bus mode for EXB.

**Prototype:**

void

EXB\_SetBusMode(uint8\_t **BusMode**)

**Parameters:**

**BusMode** : select EXB bus mode.

The value could be the following values:

- **EXB\_BUS\_MULTIPLEX** for multiplex bus mode.
- **EXB\_BUS\_SEPARATE** for separate bus mode

**Description:**

This function sets the bus mode for the external bus.

When **BusMode** is **EXB\_BUS\_MULTIPLEX**, the bus mode will be multiplex mode.

When **BusMode** is **EXB\_BUS\_SEPARATE**, the bus mode will be separate mode.

**Return:**

None

#### 5.2.3.2 EXB\_SetBusCycleExtension

Set the bus cycle to be double or quadruple.

**Prototype:**

void

EXB\_SetBusCycleExtension(uint8\_t **Cycle**)

**Parameters:**

**Cycle**: Set the bus cycle to be double or quadruple.

The value could be the following values:

- **EXB\_CYCLE\_NONE**: EXB bus cycle will not be extended.
- **EXB\_CYCLE\_DOUBLE**: EXB bus cycle will be double.
- **EXB\_CYCLE\_QUADRUPLE**: EXB bus cycle will be quadruple.

**Description:**

This function will set bus cycle extension for the setup cycles, wait cycles and recovery cycles of the bus timing, which can be double or quadruple.

**Return:**

None

### 5.2.3.3 EXB\_Enable

Enable the specified chip.

**Prototype:**

void

EXB\_Enable(uint8\_t **ChipSelect**)

**Parameters:**

**ChipSelect** is the specified chip.

The value could be the following values:

- **EXB\_CS0**: for chip 0
- **EXB\_CS1**: for chip 1
- **EXB\_CS2**: for chip 2
- **EXB\_CS3**: for chip 3

**Description:**

This function will enable the access to the specified chip.

**Return:**

None

### 5.2.3.4 EXB\_Disable

Disable the specified chip.

**Prototype:**

void

EXB\_Disable(uint8\_t **ChipSelect**)

**Parameters:**

**ChipSelect** is the specified chip.

The value could be the following values:

- **EXB\_CS0**: for chip 0
- **EXB\_CS1**: for chip 1
- **EXB\_CS2**: for chip 2

- **EXB\_CS3**: for chip 3

**Description:**

This function will disable the access to the specified chip.

**Return:**

None

### 5.2.3.5 EXB\_Init

Initialize the specified chip.

**Prototype:**

```
void  
EXB_Init (uint8_t ChipSelect,  
           EXB_InitTypeDef* InitStruct)
```

**Parameters:**

**ChipSelect** is the specified chip.

The value could be the following values:

- **EXB\_CS0**: for chip 0
- **EXB\_CS1**: for chip 1
- **EXB\_CS2**: for chip 2
- **EXB\_CS3**: for chip 3

**InitStruct** is the structure containing basic EXB configuration including address space size, chip start address, data bus width , wait signal, wait function and the cycle of external buses. (Refer to “Data Structure Description” for details)

**Description:**

This function will initialize the EXB interface for the specified chip.

**Return:**

None

### 5.2.3.6 EXB\_SetClkOutputDivision

Set the clock division setting of EXB clock output.

**Prototype:**

Result

```
EXB_SetClkOutputDivision (uint8_t ClkDiv)
```

**Parameters:**

**ClkDiv** is the clock division setting.

The value could be the following values:

- **EXB\_CLK\_DIVISION\_FSYS\_2**: the clock division is fsys/2
- **EXB\_CLK\_DIVISION\_FSYS\_4**: the clock division is fsys/4
- **EXB\_CLK\_DIVISION\_FSYS\_8**: the clock division is fsys/8

**Description:**

This function will set the clock division setting of EXB clock output.

**\*Note:**

1 The clock output must be disable when call function  
**EXB\_SetClkOutputDivision**

The return value will be ERROR when beyond above situation

**Return:**

**SUCCESS**: operation is finished successfully.

**ERROR**: operation is not done.

### 5.2.3.7 EXB\_EnableClkOutput

Enable the EXB clock output..

**Prototype:**

void

**EXB\_EnableClkOutput(void)**

**Parameters:**

None

**Description:**

This function will enable the EXB clock output.

**Return:**

None

### 5.2.3.8 EXB\_DisableClkOutput

Disable the EXB clock output..

**Prototype:**

```
void  
EXB_DisableClkOutput(void)
```

**Parameters:**

None

**Description:**

This function will disable the EXB clock output.

**Return:**

None

### 5.2.3.9 EXB\_GetClkOutputState

Get the state of EXB clock output.

**Prototype:**

```
void  
EXB_GetClkOutputState(void)
```

**Parameters:**

None

**Description:**

This function will get the state of EXB clock output.

**Return:**

The state of EXB clock output

**ENABLE:** EXB clock output is enabled.

**DISABLE:** EXB clock output is disabled.

## 5.2.4 Data Structure Description

### 5.2.4.1 EXB\_InitTypeDef

**Data Fields:**

uint8\_t

**AddrSpaceSize** Set the address space size, which can be set as:

- **EXB\_16M\_BYTE**: address space is 16Mbyte,
- **EXB\_8M\_BYTE**: address space is 8Mbyte,

- **EXB\_4M\_BYTE**: address space is 4Mbyte,
- **EXB\_2M\_BYTE**: address space is 2Mbyte,
- **EXB\_1M\_BYTE**: address space is 1Mbyte,
- **EXB\_512K\_BYTE**: address space is 512Kbyte,
- **EXB\_256K\_BYTE**: address space is 256Kbyte,
- **EXB\_128K\_BYTE**: address space is 128Kbyte,
- **EXB\_64K\_BYTE**: address space is 64Kbyte.

uint8\_t

**StartAddr** Set the start address. The max value is 0xFF.

uint8\_t

**BusWidth** Set the data bus width, which can be set as:

- **EXB\_BUS\_WIDTH\_BIT\_8**: data bus width is 8bit,
- **EXB\_BUS\_WIDTH\_BIT\_16**: data bus width is 16bit.

**EXB\_CyclesTypeDef**

**Cycles** Set the cycle of external buses, which consists of following members:

**InternalWait**, **ReadSetupCycle**, **WriteSetupCycle**, **ALEWaitCycle** (For multiplex bus mode only), **ReadRecoveryCycle**, **WriteRecoveryCycle** and **ChipSelectRecoveryCycle**. (Refer to “**EXB\_CyclesTypeDef**” for details)

uint8\_t

**WaitSignal** Wait signal selection, which can be set as:

- **EXB\_WAIT\_SIGNAL\_LOW**: Active of wait signal is "Low",
- **EXB\_WAIT\_SIGNAL\_HIGH**: Active of wait signal is "High".

uint8\_t

**WaitFunction** Wait function selection, which can be set as:

- **EXB\_WAIT\_FUNCTION\_INT**: Wait function is internal wait,
- **EXB\_WAIT\_FUNCTION\_EXT**: Wait function is external wait.

#### 5.2.4.2 EXB\_CyclesTypeDef

**Data Fields:**

uint8\_t

**Wait** Selection of number of waits, which can be set as:

- **EXB\_WAIT\_0**: 0 wait,
- **EXB\_WAIT\_1**: 1 wait,
- **EXB\_WAIT\_2**: 2 waits,
- **EXB\_WAIT\_3**: 3 waits,
- **EXB\_WAIT\_4**: 4 waits,
- **EXB\_WAIT\_5**: 5 waits,
- **EXB\_WAIT\_6**: 6 waits,
- **EXB\_WAIT\_7**: 7 waits,
- **EXB\_WAIT\_8**: 8 waits,
- **EXB\_WAIT\_9**: 9 waits,
- **EXB\_WAIT\_10**: 10 waits,

- **EXB\_WAIT\_11**: 11 waits,
- **EXB\_WAIT\_12**: 12 waits,
- **EXB\_WAIT\_13**: 13 waits,
- **EXB\_WAIT\_14**: 14 waits,
- **EXB\_WAIT\_15**: 15 waits.

uint8\_t

**ReadSetupCycle** Set the read setup cycle, which can be set as:

- **EXB\_CYCLE\_0**: 0 cycle,
- **EXB\_CYCLE\_1**: 1 cycle,
- **EXB\_CYCLE\_2**: 2 cycles,
- **EXB\_CYCLE\_4**: 4 cycles.

uint8\_t

**WriteSetupCycle** Set the write setup cycle, which can be set as:

- **EXB\_CYCLE\_0**: 0 cycle,
- **EXB\_CYCLE\_1**: 1 cycle,
- **EXB\_CYCLE\_2**: 2 cycles,
- **EXB\_CYCLE\_4**: 4 cycles.

uint8\_t

**ALEWaitCycle** Set the ALE waits cycle for multiplex bus, which can be set as:

- **EXB\_CYCLE\_0**: 0 cycle,
- **EXB\_CYCLE\_1**: 1 cycle,
- **EXB\_CYCLE\_2**: 2 cycles,
- **EXB\_CYCLE\_4**: 4 cycles.

uint8\_t

**ReadRecoveryCycle** Set the read recovery cycle, which can be set as:

- **EXB\_CYCLE\_0**: 0 cycle,
- **EXB\_CYCLE\_1**: 1 cycle,
- **EXB\_CYCLE\_2**: 2 cycles,
- **EXB\_CYCLE\_3**: 3 cycles,
- **EXB\_CYCLE\_4**: 4 cycles,
- **EXB\_CYCLE\_5**: 5 cycles,
- **EXB\_CYCLE\_6**: 6 cycles,
- **EXB\_CYCLE\_8**: 8 cycles.

uint8\_t

**WriteRecoveryCycle** Set the write recovery cycle, which can be set as:

- **EXB\_CYCLE\_0**: 0 cycle,
- **EXB\_CYCLE\_1**: 1 cycle,
- **EXB\_CYCLE\_2**: 2 cycles,
- **EXB\_CYCLE\_3**: 3 cycles,
- **EXB\_CYCLE\_4**: 4 cycles,
- **EXB\_CYCLE\_5**: 5 cycles,
- **EXB\_CYCLE\_6**: 6 cycles,
- **EXB\_CYCLE\_8**: 8 cycles.

uint8\_t

***ChipSelectRecoveryCycle*** Set the chip select recovery cycle, which can be:

- **EXB\_CYCLE\_0**: 0 cycle,
- **EXB\_CYCLE\_1**: 1 cycle,
- **EXB\_CYCLE\_2**: 2 cycles,
- **EXB\_CYCLE\_4**: 4 cycles.

## 6. CG

### 6.1 Overview

The CG API provides a set of functions for using the TMPM462x CG modules as the following:

- Set up high-speed oscillators and input clock, set up the PLL.
- Select clock gear, prescaler clock, the PLL and oscillator.
- Set warm up timer and read the warm up result.
- Set up Low Power Consumption Modes.
- Switch among Normal Mode and Low Power Consumption Modes.
- Configure the interrupts for releasing standby modes, clear interrupt request.

This driver is contained in TX04\_Pериф\_Driver\src\tmpm462\_cg.c, with TX04\_Pериф\_Driver\inc\tmpm462\_cg.h containing the API definitions for use by applications.

The following symbols fosc, fpll, fc, fgear, fsys, fperiph,  $\Phi T0$  are used for kinds of clock in CG. Please refer to the clock system diagram in section “Clock System Block Diagram” of the datasheet for their meaning.

**EHCLKIN** : Clock input from the X1 pins

**EHOSC** : Output clock from the external high-speed oscillator

**ELOSC** : Output clock from the external Low-speed oscillator

**IHOSC** : Output clock from the internal high-speed oscillator.(for SYS)

**IHOSC2** : Output clock from the external high-speed oscillator.(for OFD)

**FOSCHI** : Clock specified by CGOSCCR<HOSCON>

**fosc** : Clock specified by CGOSCCR<OSCSEL>

**fpll** : Clock multiplied by PLL.

**fc** : Clock specified by CGPLLSEL<PLLSEL> (high-speed clock).

**fgear** : Clock specified by CGSYSCR<GEAR[2:0]>.

**fsys** : Clock specified by CGSYSCR<GEAR[2:0]>. (system clock)

**fperiph** : Clock specified by CGSYSCR<FPSEL[2:0]>.

**$\Phi T0$**  : Clock specified by CGSYSCR<PRCK[2:0]> (prescaler clock).

### 6.2 API Functions

#### 6.2.1 Function List

- ◆ void CG\_SetFgearLevel(CG\_DivideLevel *DivideFgearFromFc*)
- ◆ CG\_DivideLevel CG\_GetFgearLevel(void)
- ◆ void CG\_SetPhiT0Src(CG\_PhiT0Src *PhiT0Src*)
- ◆ CG\_PhiT0Src CG\_GetPhiT0Src(void)

- ◆ Result CG\_SetPhiT0Level(CG\_DivideLevel *DividePhiT0FromFc*)
- ◆ CG\_DivideLevel CG\_GetPhiT0Level(void)
- ◆ void CG\_SetSCOUTSrc(CG\_SCOUTSrc **Source**)
- ◆ CG\_SCOUTSrc CG\_GetSCOUTSrc(void)
- ◆ void CG\_SetWarmUpTime(CG\_WarmUpSrc **Source**, uint16\_t **Time**)
- ◆ void CG\_StartWarmUp(void)
- ◆ WorkState CG\_GetWarmUpState(void)
- ◆ Result CG\_SetFPLLValue(CG\_FpllValue **NewValue**)
- ◆ CG\_FpllValue CG\_GetFPLLValue(void)
- ◆ Result CG\_SetPLL(FunctionalState **NewState**)
- ◆ FunctionalState CG\_GetPLLState(void)
- ◆ Result CG\_SetFosc(CG\_FoscSrc Source, FunctionalState **NewState**)
- ◆ void CG\_SetFoscSrc(CG\_FoscSrc **Source**)
- ◆ CG\_FoscSrc CG\_GetFoscSrc(void)
- ◆ FunctionalState CG\_GetFoscState(CG\_FoscSrc **Source**)
- ◆ void CG\_SetSTBYMode(CG\_STBYMode **Mode**)
- ◆ CG\_STBYMode CG\_GetSTBYMode(void)
- ◆ void CG\_SetPortKeepInStop2Mode(FunctionalState **NewState**)
- ◆ FunctionalState CG\_GetPortKeepInStop2Mode(void)
- ◆ Result CG\_SetFcSrc(CG\_FcSrc **Source**)
- ◆ CG\_FcSrc CG\_GetFcSrc(void)
- ◆ void CG\_SetProtectCtrl(FunctionalState **NewState**)
- ◆ void CG\_SetSTBYReleaseINTSrc(CG\_INTSrc **INTSource**,  
                                  CG\_INTActiveState **ActiveState**,  
                                  FunctionalState **NewState**)
- ◆ CG\_INTActiveState CG\_GetSTBYReleaseINTState(CG\_INTSrc **INTSource**)
- ◆ void CG\_ClearINTReq(CG\_INTSrc **INTSource**)
- ◆ CG\_NMIFactor CG\_GetNMIFlag(void)
- ◆ FunctionalState CG\_GetIOSCFlashFlag(void)
- ◆ CG\_ResetFlag CG\_GetResetFlag(void)
- ◆ void CG\_SetADCClkSupply(FunctionalState NewState)
- ◆ void CG\_SetInternalOscForOFD(FunctionalState **NewState**)
- ◆ void CG\_SetFcPeriphA(uint32\_t **Periph**, FunctionalState **NewState**)
- ◆ void CG\_SetFcPeriphB(uint32\_t **Periph**, FunctionalState **NewState**)
- ◆ void CG\_SetFs(FunctionalState **NewState**)

## 6.2.2 Detailed Description

The CG APIs can be broken into four groups by function:

- 1) One group of APIs are in charge of clock selection, such as:  
 CG\_SetFgearLevel(), CG\_GetFgearLevel(), CG\_SetPhiT0Src(), CG\_GetPhiT0Src(),  
 CG\_SetPhiT0Level(), CG\_GetPhiT0Level(), CG\_SetSCOUTSrc(),  
 CG\_GetSCOUTSrc(), CG\_SetWarmUpTime(), CG\_StartWarmUp(),  
 CG\_GetWarmUpState(), CG\_SetFPLLValue(), CG\_GetFPLLValue(), CG\_SetPLL(),  
 CG\_GetPLLState(), CG\_SetFosc(), CG\_SetFoscSrc(), CG\_GetFoscSrc(),  
 CG\_GetFoscState(), CG\_SetFcSrc(), CG\_GetFcSrc(), CG\_SetProtectCtrl().
- 2) The 2<sup>nd</sup> group of APIs handle settings of standby modes:  
 CG\_SetSTBYMode(), CG\_GetSTBYMode(),  
 CG\_SetPortKeepInStop2Mode(), CG\_GetPortKeepInStop2Mode().
- 3) The 3<sup>rd</sup> group of APIs handle settings of interrupts:

CG\_SetSTBYReleaseINTSrc(), CG\_GetSTBYReleaseINTState(), CG\_ClearINTReq(),  
CG\_GetNMIFlag(), CG\_GetResetFlag().

- 4) The other APIs control clock supply for peripherals:  
CG\_SetADCClkSupply(), CG\_SetInternalOscForOFD(), CG\_SetFcPeriphA(),  
CG\_SetFcPeriphB(), CG\_GetIOSCFlashFlag(), CG\_SetFs().

### 6.2.3 Function Documentation

#### 6.2.3.1 CG\_SetFgearLevel

Set the dividing level between clock fgear and fc.

**Prototype:**

void

CG\_SetFgearLevel(CG\_DivideLevel *DivideFgearFromFc*)

**Parameters:**

*DivideFgearFromFc*: the divide level between fgear and fc

The value could be the following values:

- **CG\_DIVIDE\_1**: fgear = fc
- **CG\_DIVIDE\_2**: fgear = fc/2
- **CG\_DIVIDE\_4**: fgear = fc/4
- **CG\_DIVIDE\_8**: fgear = fc/8
- **CG\_DIVIDE\_16**: fgear = fc/16

**Description :**

This function will set the dividing level between clock fgear and fc.

**Return:**

None

#### 6.2.3.2 CG\_GetFgearLevel

Get the dividing level between fgear and fc.

**Prototype:**

CG\_DivideLevel

CG\_GetFgearLevel(void)

**Parameters:**

None

**Description:**

This function will get the dividing level between fgear and fc.

If the value “Reserved” is read from the register, the API will return **CG\_DIVIDE\_UNKNOWN**.

**Return:**

The dividing level between clock fgear and fc.

The value returned can be one of the following values:

**CG\_DIVIDE\_1**: fgear = fc

**CG\_DIVIDE\_2**: fgear = fc/2

**CG\_DIVIDE\_4**: fgear = fc/4

**CG\_DIVIDE\_8**: fgear = fc/8

**CG\_DIVIDE\_16**: fgear = fc/16

**CG\_DIVIDE\_UNKNOWN**: invalid data is read

### 6.2.3.3 CG\_SetPhiT0Src

Set fperiph for PhiT0.

**Prototype:**

void

CG\_SetPhiT0Src(CG\_PhiT0Src *PhiT0Src*)

**Parameters:**

*PhiT0Src*: Select PhiT0 source.

This parameter can be one of the following values:

- **CG\_PHIT0\_SRC\_FGEAR** means PhiT0 source is fgear.
- **CG\_PHIT0\_SRC\_FC** means PhiT0 source is fc.

**Description:**

This function selects the source for PhiT0.

**Return:**

None

### 6.2.3.4 CG\_GetPhiT0Src

Get the PhiT0 source.

**Prototype:**

CG\_PhiT0Src

CG\_GetPhiT0Src(void)

**Parameters:**

None

**Description:**

This function will get the PhiT0 source.

**Return:**

**CG\_PHIT0\_SRC\_FGEAR** means PhiT0 source is fgear.

**CG\_PHIT0\_SRC\_FC** means PhiT0 source is fc.

### 6.2.3.5 CG\_SetPhiT0Level

Set the dividing level between PhiT0 ( $\Phi T0$ ) and fc.

**Prototype:**

Result

CG\_SetPhiT0Level(CG\_DivideLevel ***DividePhiT0FromFc***)

**Parameters:**

***DividePhiT0FromFc***: divide level between PhiT0( $\Phi T0$ ) and fc.

This parameter can be one of the following values:

- **CG\_DIVIDE\_1**:  $\Phi T0 = fc$
- **CG\_DIVIDE\_2**:  $\Phi T0 = fc/2$
- **CG\_DIVIDE\_4**:  $\Phi T0 = fc/4$
- **CG\_DIVIDE\_8**:  $\Phi T0 = fc/8$
- **CG\_DIVIDE\_16**:  $\Phi T0 = fc/16$
- **CG\_DIVIDE\_32**:  $\Phi T0 = fc/32$
- **CG\_DIVIDE\_64**:  $\Phi T0 = fc/64$
- **CG\_DIVIDE\_128**:  $\Phi T0 = fc/128$
- **CG\_DIVIDE\_256**:  $\Phi T0 = fc/256$
- **CG\_DIVIDE\_512**:  $\Phi T0 = fc/512$

**Description:**

This function will set the dividing level of prescaler clock.

**Return:**

**SUCCESS** means the setting has been written to registers successfully.

**ERROR** means the setting has not been written to registers.

### 6.2.3.6 CG\_GetPhiT0Level

Get the dividing level between clock  $\Phi T_0$  and  $f_c$ .

**Prototype:**

CG\_DivideLevel

CG\_GetPhiT0Level(void)

**Parameters:**

None

**Description:**

This function will get the dividing level of prescaler clock.

If the value “Reserved” is read from the register, the API will return  
**CG\_DIVIDE\_UNKNOWN**.

**Return:**

Dividing level between clock  $\Phi T_0$  and  $f_c$ , the value will be one of the following:

**CG\_DIVIDE\_1**:  $\Phi T_0 = f_c$

**CG\_DIVIDE\_2**:  $\Phi T_0 = f_c/2$

**CG\_DIVIDE\_4**:  $\Phi T_0 = f_c/4$

**CG\_DIVIDE\_8**:  $\Phi T_0 = f_c/8$

**CG\_DIVIDE\_16**:  $\Phi T_0 = f_c/16$

**CG\_DIVIDE\_32**:  $\Phi T_0 = f_c/32$

**CG\_DIVIDE\_64**:  $\Phi T_0 = f_c/64$

**CG\_DIVIDE\_128**:  $\Phi T_0 = f_c/128$

**CG\_DIVIDE\_256**:  $\Phi T_0 = f_c/256$

**CG\_DIVIDE\_512**:  $\Phi T_0 = f_c/512$

**CG\_DIVIDE\_UNKNOWN**: invalid data is read.

### 6.2.3.7 CG\_SetSCOUTSrc

Set the clock source of SCOUT output.

**Prototype:**

void

CG\_SetSCOUTSrc(CG\_SCOUTSrc **Source**)

**Parameters:**

**Source**: select clock source of SCOUT.

This parameter can be one of the following values:

- **CG\_SCOUT\_SRC\_FSYS**: SCOUT source is set to fsys.
- **CG\_SCOUT\_SRC\_FS**: SCOUT source is set to fs.

**Description:**

This function will set the clock source of SCOUT output.

**Return:**

None

### 6.2.3.8 CG\_GetSCOUTSrc

Get the clock source of SCOUT output.

**Prototype:**

SCOUTSrc

CG\_GetSCOUTSrc(void)

**Parameters:**

None

**Description:**

This function will get the clock source of SCOUT output.

**Return:**

The clock source of SCOUT output:

**CG\_SCOUT\_SRC\_FSYS**: SCOUT source is set to fsys

**CG\_SCOUT\_SRC\_FS**: SCOUT source is fs

### 6.2.3.9 CG\_SetWarmUpTime

Set the warm up time.

**Prototype:**

void

CG\_SetWarmUpTime(CG\_WarmUpSrc **Source**,  
                          uint16\_t **Time**)

**Parameters:**

**Source**: select source of warm-up counter.

- **CG\_WARM\_UP\_SRC\_OSC\_INT\_HIGH:** internal high-speed oscillator is selected as timer source.
- **CG\_WARM\_UP\_SRC\_OSC\_EXT\_HIGH:** external high-speed oscillator is selected as timer source.
- **CG\_WARM\_UP\_SRC\_OSC\_EXT\_LOW:** external low-speed oscillator is selected as timer source.

**Time:**

Number of warm-up cycle. It is between 0x0000 and 0xFFFFU.

**Description:**

This function will set the warm-up time and warm-up counter. And the formula is as the following:

Number of warm-up cycle = (warm-up time to set) / (input frequency cycle(s)).

Example of calculating register value for warm-up time:

```
/* When using high-speed oscillator 10MHz, and set warm-up time 5ms. */  
So value = (warm-up time to set) / (input frequency cycle(s)) = 5ms /  
(1/10MHz) = 5000cycle = 0xC350.
```

Round lower 4 bit off, set 0xC35 to CGOSCCR<WUPT[11:0]>

**Return:**

None.

### 6.2.3.10 CG\_StartWarmUp

Start operation of warm up timer for oscillator.

**Prototype:**

void

CG\_StartWarmUp(void)

**Parameters:**

None

**Description:**

This function will start the warm up timer.

**Return:**

None

### 6.2.3.11 CG\_GetWarmUpState

Check whether warm up is completed or not.

**Prototype:**

WorkState

CG\_GetWarmUpState(void)

**Parameters:**

None

**Description:**

This function will check that warm-up operation is in progress or finished.

Example of using warm-up timer:

```
CG_SetWarmUpTime(CG_WARM_UP_SRC_OSC_EXT_HIGH, 0x32);
/* start warm up */
CG_StartWarmUp();
/* check warm up is finished or not*/
While( CG_GetWarmUpState() == BUSY);
```

**Return:**

Warm up state:

**DONE**: means warm-up operation is finished.

**BUSY**: means warm-up operation is in progress.

### 6.2.3.12 CG\_SetFPLLValue

Set PLL multiplying value

**Prototype:**

Result

CG\_SetFPLLValue(uint32\_t **NewValue**)

**Parameters:****NewValue:**

➤ **CG\_8M\_MUL\_4\_FPLL:**

Input clock 8MHz, output clock 32MHz (4 multiplying)

➤ **CG\_8M\_MUL\_6\_FPLL:**

Input clock 8MHz, output clock 48MHz (6 multiplying)

- **CG\_8M\_MUL\_8\_FPLL:**  
Input clock 8MHz, output clock 64MHz (8 multiplying)
- **CG\_8M\_MUL\_10\_FPLL:**  
Input clock 8MHz, output clock 80MHz (10 multiplying)
- **CG\_8M\_MUL\_12\_FPLL:**  
Input clock 8MHz, output clock 96MHz (12 multiplying)
- **CG\_10M\_MUL\_4\_FPLL:**  
Input clock 10MHz, output clock 40MHz (4 multiplying)
- **CG\_10M\_MUL\_5\_FPLL:**  
Input clock 10MHz, output clock 50MHz (5 multiplying)
- **CG\_10M\_MUL\_6\_FPLL:**  
Input clock 10MHz, output clock 60MHz (6 multiplying)
- **CG\_10M\_MUL\_10\_FPLL:**  
Input clock 10MHz, output clock 100MHz (10 multiplying)
- **CG\_10M\_MUL\_12\_FPLL:**  
Input clock 10MHz, output clock 120MHz (12 multiplying)
- **CG\_12M\_MUL\_4\_FPLL:**  
Input clock 16MHz, output clock 48MHz (4 multiplying)
- **CG\_12M\_MUL\_10\_FPLL:**  
Input clock 12MHz, output clock 120MHz (10 multiplying)
- **CG\_16M\_MUL\_4\_FPLL:**  
Input clock 16MHz, output clock 64MHz (4 multiplying)
- **CG\_16M\_MUL\_6\_FPLL:**  
Input clock 16MHz, output clock 96MHz (6 multiplying)

**Description:**

This function sets PLL multiplying value.

**Return:**

**SUCCESS:** operation is finished successfully.

**ERROR:** operation is not done.

### 6.2.3.13 CG\_GetFPLLValue

Get the value of PLL setting.

**Prototype:**

```
uint32_t  
CG_GetFPLLValue(void)
```

**Parameters:**

None

**Description:**

This function will get the PLL multiplying value.

If the other value is read from the register,it means the value is reserved.

**Return:**

The source of PLL multiplying value

- **CG\_8M\_MUL\_4\_FPLL:**  
Input clock 8MHz, output clock 32MHz (4 multiplying)
- **CG\_8M\_MUL\_6\_FPLL:**  
Input clock 8MHz, output clock 48MHz (6 multiplying)
- **CG\_8M\_MUL\_8\_FPLL:**  
Input clock 8MHz, output clock 64MHz (8 multiplying)
- **CG\_8M\_MUL\_10\_FPLL:**  
Input clock 8MHz, output clock 80MHz (10 multiplying)
- **CG\_8M\_MUL\_12\_FPLL:**  
Input clock 8MHz, output clock 96MHz (12 multiplying)
- **CG\_10M\_MUL\_4\_FPLL:**  
Input clock 10MHz, output clock 40MHz (4 multiplying)
- **CG\_10M\_MUL\_5\_FPLL:**  
Input clock 10MHz, output clock 50MHz (5 multiplying)
- **CG\_10M\_MUL\_6\_FPLL:**  
Input clock 10MHz, output clock 60MHz (6 multiplying)
- **CG\_10M\_MUL\_10\_FPLL:**  
Input clock 10MHz, output clock 100MHz (10 multiplying)
- **CG\_10M\_MUL\_12\_FPLL:**  
Input clock 10MHz, output clock 120MHz (12 multiplying)
- **CG\_12M\_MUL\_4\_FPLL:**  
Input clock 16MHz, output clock 48MHz (4 multiplying)
- **CG\_12M\_MUL\_10\_FPLL:**  
Input clock 12MHz, output clock 120MHz (10 multiplying)
- **CG\_16M\_MUL\_4\_FPLL:**  
Input clock 16MHz, output clock 64MHz (4 multiplying)
- **CG\_16M\_MUL\_6\_FPLL:**  
Input clock 16MHz, output clock 96MHz (6 multiplying)

**6.2.3.14 CG\_SetPLL**

Enable or disable the PLL circuit.

**Prototype:**

Result

`CG_SetPLL(FunctionalState NewState)`

**Parameters:****NewState:**

- **ENABLE**: to enable the PLL circuit.
- **DISABLE**: to disable the PLL circuit.

**Description:**

This function will enable or disable the PLL circuit as the input parameter.

**Return:**

**SUCCESS**: operation is finished successfully.

**ERROR**: operation is not done.

**6.2.3.15 CG\_SetPLLState**

Get the state of PLL circuit.

**Prototype:**

FunctionalState

CG\_SetPLLState(void)

**Parameters:**

None

**Description:**

This function will get the state of PLL circuit.

**Return:**

The state of PLL

**ENABLE**: PLL is enabled.

**DISABLE**: PLL is disabled.

**6.2.3.16 CG\_SetFosc**

Enable or disable high-speed oscillator (fosc).

**Prototype:**

Result

CG\_SetFosc(CG\_FoscSrc **Source**,

FunctionalState **NewState**)

**Parameters:**

**Source:** select clock source of fosc.

This parameter can be one of the following values:

- **CG\_FOSC\_OSC\_EXT:** external high-speed oscillator is selected,
- **CG\_FOSC\_OSC\_INT:** internal high-speed oscillator is selected.

**NewState**

- **ENABLE:** to enable the high-speed oscillator.
- **DISABLE:** to disable the high-speed oscillator.

**Description:**

This function will enable or disable the high-speed oscillator as the input parameter.

**Return:**

**SUCCESS:** operation is finished successfully.

**ERROR:** operation is not done.

**6.2.3.17 CG\_SetFoscSrc**

Set the source of high-speed oscillation (fosc).

**Prototype:**

void

CG\_SetFoscSrc(CG\_FoscSrc Source)

**Parameters:**

**Source:** select source for fosc.

This parameter can be one of the following values:

- **CG\_FOSC\_OSC\_EXT:** external high-speed oscillator is selected,
- **CG\_FOSC\_CLKIN\_EXT:** external clock input is selected.
- **CG\_FOSC\_OSC\_INT:** internal high-speed oscillator is selected.

**Description:**

This function will set the source for high-speed oscillation (fosc).

**Return:**

None

**6.2.3.18 CG\_GetFoscSrc**

Get the source of the high-speed oscillator.

**Prototype:**

CG\_FoscSrc

CG\_GetFoscSrc(void)

**Parameters:**

None

**Description:**

This function will get the source of the high-speed oscillator.

**Return:**

The source of fosc

**CG\_FOSC\_OSC\_EXT**: external high-speed oscillator is selected,

**CG\_FOSC\_CLKIN\_EXT**: external clock input is selected.

**CG\_FOSC\_OSC\_INT**: internal high-speed oscillator is selected.

### 6.2.3.19 CG\_GetFoscState

Get the state of the high-speed oscillator.

**Prototype:**

FunctionalState

CG\_GetFoscState(CG\_FoscSrc Source)

**Parameters:**

**Source**: select source for fosc.

- **CG\_FOSC\_OSC\_EXT**: external high-speed oscillator is selected,
- **CG\_FOSC\_OSC\_INT**: internal high-speed oscillator is selected.

**Description:**

This function will get the state of the high-speed oscillator.

**Return:**

The state of fosc

**ENABLE**: fosc is enabled.

**DISABLE**: fosc is disabled.

### 6.2.3.20 CG\_SetSTBYMode

Set the standby mode.

**Prototype:**

void

CG\_SetSTBYMode(CG\_STBYMode **Mode**)

**Parameters:**

**Mode**: the low power consumption mode, the description of each value is as the following:

- **CG\_STBY\_MODE\_STOP1**: STOP1 mode. All the internal circuits including the internal oscillator are brought to a stop.
- **CG\_STBY\_MODE\_STOP2**: STOP2 mode. This mode halts main voltage supply, retaining some function operation.
- **CG\_STBY\_MODE\_IDLE**: IDLE mode. Only CPU stop in this mode.

**Description:**

This function will change the setting of the standby mode to enter when using standby instruction.

**Return:**

None

### 6.2.3.21 CG\_GetSTBYMode

Get the standby mode.

**Prototype:**

CG\_STBYMode

CG\_GetSTBYMode(void)

**Parameters:**

None

**Description:**

This function will get the setting of standby mode.

If the value “Reserved” is read, “**CG\_STBY\_MODE\_UNKNOWN**” will be returned.

**Return:**

The low power mode:

**CG\_STBY\_MODE\_STOP1:** STOP1 mode.  
**CG\_STBY\_MODE\_STOP2:** STOP2 mode  
**CG\_STBY\_MODE\_IDLE:** IDLE mode  
**CG\_STBY\_MODE\_UNKNOWN:** Invalid data is read.

### 6.2.3.22 CG\_SetPortKeepInStop2Mode

Enables or disables to keep IO control signal in stop2 mode

**Prototype:**

void

CG\_SetPortKeepInStop2Mode(**FunctionalState NewState**)

**Parameters:**

**NewState:**

- **DISABLE:** <PTKEEP>=0
- **ENABLE:** <PTKEEP>=1

For the detailed state of port corresponding to "<PTKEEP>=0" or "<PTKEEP>=1", please refer to the table "Pin Status in the STOP1/STOP2 Mode" in the datasheet.

**Description:**

This function enables or disables to keep IO control signal in stop2 mode.

**Return:**

None

### 6.2.3.23 CG\_GetPortKeepInStop2Mode

Get the pin status in stop2 mode

**Prototype:**

**FunctionalState**

CG\_GetPinStateInStopMode(void)

**Parameters:**

None

**Description:**

This function will get the status of IO control signal in stop2 mode.

**Return:**

The port keeps in stop2 mode

**DISABLE:** <PTKEEP>=0

**ENABLE:** <PTKEEP>=1

### 6.2.3.24 CG\_SetFcSrc

Set the clock source of fc

**Prototype:**

Result

CG\_SetFcSrc(CG\_FcSrc **Source**)

**Parameters:**

**Source:** the source for fc

This parameter can be one of the following values:

- **CG\_FC\_SRC\_FOSC** : fc source will be set to fosc
- **CG\_FC\_SRC\_FPLL**: fc source will be set to fpll

**Description:**

This function will set the clock source of fc.

**Return:**

**SUCCESS:** set clock souce for fc successfully

**ERROR:** clock source of fc is not changed.

### 6.2.3.25 CG\_GetFcSrc

Get the clock source of fc.

**Prototype:**

CG\_FcSrc

CG\_GetFosc(void)

**Parameters:**

None

**Description:**

This function will get the clock source of fc.

**Return:**

The clock source of fc

The value returned can be one of the following values:

**CG\_FC\_SRC\_FOSC**: fc source is set to fosc.

**CG\_FC\_SRC\_FPLL**: fc source is set to fpll.

### 6.2.3.26 CG\_SetProtectCtrl

Enable or disable to protect CG registers.

**Prototype:**

void

CG\_SetProtectCtrl(**FunctionalState NewState**)

**Parameters:****NewState**

- **DISABLE**: < CGPROTECT>= Except 0xC1 Register write disable
- **ENABLE**: < CGPROTECT>=0xC1 Register write enable

**Description:**

This function enables or disables CG registers to be written.

**Return:**

None

### 6.2.3.27 CG\_SetSTBYReleaseINTSrc

Set the INT source for releasing low power mode.

**Prototype:**

void

CG\_SetSTBYReleaseINTSrc(**CG\_INTSrc INTSource**,  
                          **CG\_INTActiveState ActiveState**,  
                          **FunctionalState NewState**)

**Parameters:**

**INTSource**: select the INT source for releasing standby mode

This parameter can be one of the following values:

- **CG\_INT\_SRC\_0** : INT0
- **CG\_INT\_SRC\_1** : INT1
- **CG\_INT\_SRC\_2** : INT2
- **CG\_INT\_SRC\_3** : INT3

- **CG\_INT\_SRC\_4** : INT4
- **CG\_INT\_SRC\_5** : INT5
- **CG\_INT\_SRC\_6** : INT6
- **CG\_INT\_SRC\_7** : INT7
- **CG\_INT\_SRC\_8** : INT8
- **CG\_INT\_SRC\_9** : INT9
- **CG\_INT\_SRC\_A** : INTA
- **CG\_INT\_SRC\_B** : INTB
- **CG\_INT\_SRC\_C** : INTC
- **CG\_INT\_SRC\_D** : INTD
- **CG\_INT\_SRC\_E** : INTE
- **CG\_INT\_SRC\_F** : INTF
- **CG\_INT\_SRC\_CECRX**: CEC reception interrupt
- **CG\_INT\_SRC\_CECTX**: CEC transmission interrupt
- **CG\_INT\_SRC\_RMCRX0**: RMC reception interrupt(channel 0)
- **CG\_INT\_SRC\_RTC** : INTRTC
- **CG\_INT\_SRC\_RMCRX1** : RMC reception interrupt(channel 1)

**ActiveState**: select the active state for release trigger.

For **CG\_INT\_SRC\_RTC**, this parameter can only be

- **CG\_INT\_ACTIVE\_STATE\_FALLING**: active on falling edge

For **CG\_INT\_SRC\_CECRX** , **CG\_INT\_SRC\_CECTX** ,**CG\_INT\_SRC\_RMCRX0** and **CG\_INT\_SRC\_RMCRX1** this parameter can only be

- **CG\_INT\_ACTIVE\_STATE\_RISING**: active on rising edge

For the other interrupt source, this parameter can be one of the following values:

- **CG\_INT\_ACTIVE\_STATE\_L**: active on low level
- **CG\_INT\_ACTIVE\_STATE\_H**: active on high level
- **CG\_INT\_ACTIVE\_STATE\_FALLING**: active on falling edge
- **CG\_INT\_ACTIVE\_STATE\_RISING**: active on rising edge
- **CG\_INT\_ACTIVE\_STATE\_BOTH\_EDGES**: active on both edges

**NewState**: enable or disable this release trigger

This parameter can be one of the following values:

- **ENABLE**: clear standby mode when the interrupt occurs and the condition of active state is matched.
- **DISABLE**: do not clear standby mode even though the interrupt occurs and the condition of active state is matched.

#### **Description:**

This function will set the INT source for releasing standby mode.

#### **Return:**

None

### **6.2.3.28 CG\_GetSTBYReleaseINTState**

Get the active state of INT source for standby clear request.

**Prototype:**

CG\_INT\_ActiveState

CG\_GetSTBYReleaseINTSrc(CG\_INTSrc *INTSource*)

**Parameters:**

*INTSource*: select the release INT source

This parameter can be one of the following values:

**CG\_INT\_SRC\_0, CG\_INT\_SRC\_1, CG\_INT\_SRC\_2, CG\_INT\_SRC\_3,**  
**CG\_INT\_SRC\_4, CG\_INT\_SRC\_5, CG\_INT\_SRC\_6, CG\_INT\_SRC\_7,**  
**CG\_INT\_SRC\_8, CG\_INT\_SRC\_9, CG\_INT\_SRC\_A, CG\_INT\_SRC\_B,**  
**CG\_INT\_SRC\_C, CG\_INT\_SRC\_D, CG\_INT\_SRC\_E, CG\_INT\_SRC\_F**  
**CG\_INT\_SRC\_CECRX, CG\_INT\_SRC\_CECTX,**  
**CG\_INT\_SRC\_RMCRX0, CG\_INT\_SRC\_RTC, CG\_INT\_SRC\_RMCRX1.**

**Description:**

This function will get the active state of INT source for standby clear request.

**Return:**

Active state of the input INT

The value returned can be one of the following values:

**CG\_INT\_ACTIVE\_STATE\_FALLING**: active on falling edge

**CG\_INT\_ACTIVE\_STATE\_RISING**: active on rising edge

**CG\_INT\_ACTIVE\_STATE\_BOTH\_EDGES**: active on both edges

**CG\_INT\_ACTIVE\_STATE\_INVALID**: invalid

### 6.2.3.29 CG\_ClearINTReq

Clears the input INT request.

**Prototype:**

void

CG\_ClearINTReq(CG\_INTSrc *INTSource*)

**Parameters:**

*INTSource*: select the release INT source.

This parameter can be one of the following values:

**CG\_INT\_SRC\_0, CG\_INT\_SRC\_1, CG\_INT\_SRC\_2, CG\_INT\_SRC\_3,**  
**CG\_INT\_SRC\_4, CG\_INT\_SRC\_5, CG\_INT\_SRC\_6, CG\_INT\_SRC\_7,**

`CG_INT_SRC_8, CG_INT_SRC_9, CG_INT_SRC_A, CG_INT_SRC_B,  
CG_INT_SRC_C, CG_INT_SRC_D, CG_INT_SRC_E, CG_INT_SRC_F  
CG_INT_SRC_CECRX, CG_INT_SRC_CECTX,  
CG_INT_SRC_RMCRX0, CG_INT_SRC_RTC, CG_INT_SRC_RMCRX1.`

**Description:**

This function will clear the INT request for releasing standby mode.

**Return:**

None

### 6.2.3.30 CG\_GetNMIFlag

Get the NMI flag that shows who triggered NMI

**Prototype:**

`CG_NMI_Factor`

`CG_GetNMIFlag (void)`

**Parameters:**

None

**Description:**

This function gets the NMI flag showing what triggered Non-maskable interrupt.

**Return:**

NMI value:

**WDT** (Bit 0) means generated from WDT.

**NMIPin** (Bit 1) means generated from NMI pin.

**DetectLowVoltage** (Bit 2) means generated when detect low voltage by LVD.

**ReturnLowVoltage** (Bit 4) means generated from Flash ECC

### 6.2.3.31 CG\_GetIOSCFlashFlag

Get the flag for stopping of the internal high-speed oscillator or writing to the flash memory.

**Prototype:**

`FunctionalState`

`CG_GetIOSCFlashFlag(void)`

**Parameters:**

None

**Description:**

This function gets the flag for stopping of the internal high-speed oscillator or writing to the flash memory.

**\*Note:**

For programming into the Flash memory after entering into Normal mode from Stop2 mode, it is required to confirm that CGRSTFLG<OSCFLF> is read as "1".

**Return:**

Flag for stopping of the internal high-speed oscillator or writing to the flash memory:

**ENABLE:** Can stop the internal high-speed oscillator and write to the flash memory.

**DISABLE:** Can't stop the internal high-speed oscillator and write to the flash memory.

### 6.2.3.32 CG\_GetResetFlag

Get the reset flag that shows the trigger of reset and clear the reset flag

**Prototype:**

CG\_ResetFlag

CG\_GetResetFlag(void)

**Parameters:**

None

**Description:**

This function gets the reset flag showing what triggered reset.

**Return:**

Reset flag:

**ResetPin** (Bit0) Reset by power on reset

**WDTReset** (Bit 2) means reset from WDT.

**STOP2Reset**(Bit3) means reset flag by STOP2 mode release

**DebugReset** (Bit 4) means reset from SYSRESETREQ.

**OFDReset** (Bit5) Rest by OFD

**LVDReset** (Bit6) Rest by LVD

### 6.2.3.33 CG\_SetADCClkSupply

Enable or disable supplying clock fsys for ADC.

**Prototype:**

void  
CG\_SetADCClkSupply(**FunctionalState NewState**)

**Parameters:**

**NewState**: New state of clock fsys supply setting for ADC.

This parameter can be one of the following values:

- **ENABLE** : Enable ADC clock supply
- **DISABLE** : Disable ADC clock supply

**Description:**

This function will enable or disable supplying clock fsys for ADC.

**Return:**

None

### 6.2.3.34 CG\_SetInternalOscForOFD

Enables or stops internal high-speed oscillator oscillation for OFD

**Prototype:**

void  
CG\_SetInternalOscForOFD(**FunctionalState NewState**)

**Parameters:**

**NewState**

- **ENABLE**: to enable internal high-speed oscillator 2 oscillation for OFD.
- **DISABLE**: to disable internal high-speed oscillator 2 oscillation for OFD.

**Description:**

This function enables or stops internal high-speed oscillator oscillation for OFD.

**Return:**

None

### 6.2.3.35 CG\_SetFcPeriphA

Enable or disable supplying clock fsys to peripheries.

**Prototype:**

void

CG\_SetFcPeriphA(uint32\_t *Periph*,  
FunctionalState *NewState*)

#### Parameters:

*Periph*: The target peripheral that CG supplies clock fc for

This parameter can be one of the following values or their combination:

- **CG\_FC\_PERIPH\_PORTA**: Clock control for PORT A
- **CG\_FC\_PERIPH\_PORTB**: Clock control for PORT B
- **CG\_FC\_PERIPH\_PORTC**: Clock control for PORT C
- **CG\_FC\_PERIPH\_PORTD**: Clock control for PORT D
- **CG\_FC\_PERIPH PORTE**: Clock control for PORT E
- **CG\_FC\_PERIPH\_PORTF**: Clock control for PORT F
- **CG\_FC\_PERIPH\_PORTG**: Clock control for PORT G
- **CG\_FC\_PERIPH\_PORTH**: Clock control for PORT H
- **CG\_FC\_PERIPH\_PORTJ**: Clock control for PORT J
- **CG\_FC\_PERIPH\_PORTK**: Clock control for PORT K
- **CG\_FC\_PERIPH\_PORTL**: Clock control for PORT L
- **CG\_FC\_PERIPH\_PORTM**: Clock control for PORT M
- **CG\_FC\_PERIPH\_PORTN**: Clock control for PORT N
- **CG\_FC\_PERIPH\_TMRB0**: Clock control for TMRB0
- **CG\_FC\_PERIPH\_TMRB1**: Clock control for TMRB1
- **CG\_FC\_PERIPH\_TMRB2**: Clock control for TMRB2
- **CG\_FC\_PERIPH\_TMRB3**: Clock control for TMRB3
- **CG\_FC\_PERIPH\_TMRB4**: Clock control for TMRB4
- **CG\_FC\_PERIPH\_TMRB5**: Clock control for TMRB5
- **CG\_FC\_PERIPH\_TMRB6**: Clock control for TMRB6
- **CG\_FC\_PERIPH\_TMRB7**: Clock control for TMRB7
- **CG\_FC\_PERIPH\_TMRB8**: Clock control for TMRB8
- **CG\_FC\_PERIPH\_TMRB9**: Clock control for TMRB9
- **CG\_FC\_PERIPH\_TMRB10**: Clock control for TMRB10
- **CG\_FC\_PERIPH\_TMRB11**: Clock control for TMRB11
- **CG\_FC\_PERIPH\_TMRB12**: Clock control for TMRB12
- **CG\_FC\_PERIPH\_TMRB13**: Clock control for TMRB13
- **CG\_FC\_PERIPH\_TMRB14**: Clock control for TMRB14
- **CG\_FC\_PERIPH\_TMRB15**: Clock control for TMRB15
- **CG\_FC\_PERIPH\_MPT0**: Clock control for MPT0
- **CG\_FC\_PERIPH\_MPT1**: Clock control for MPT1
- **CG\_FC\_PERIPH\_TRACE**: Clock control for TRACE
- **CG\_FC\_PERIPHA\_ALL**: ALL clock control

#### NewState

- **ENABLE**: Enable supplying clock fsys to peripheries.
- **DISABLE**: Disable supplying clock fsys to peripheries.

#### Description:

This function enables or disables supplying clock fsys to peripheries

#### Return:

None

### 6.2.3.36 CG\_SetFcPeriphB

Enable or disable supplying clock fsys to peripheries.

**Prototype:**

void

```
CG_SetFcPeriphB(uint32_t Periph,  
                 FunctionalState NewState)
```

**Parameters:**

*Periph*: The target peripheral that CG supplies clock fc for

This parameter can be one of the following values or their combination:

- **CG\_FC\_PERIPH\_SIO\_UART0**: Clock control for SIO/UART0
- **CG\_FC\_PERIPH\_SIO\_UART1**: Clock control for SIO/UART1
- **CG\_FC\_PERIPH\_SIO\_UART2**: Clock control for SIO/UART2
- **CG\_FC\_PERIPH\_SIO\_UART3**: Clock control for SIO/UART3
- **CG\_FC\_PERIPH\_SIO\_UART4**: Clock control for SIO/UART4
- **CG\_FC\_PERIPH\_SIO\_UART5**: Clock control for SIO/UART5
- **CG\_FC\_PERIPH\_SIO\_UART6**: Clock control for SIO/UART6
- **CG\_FC\_PERIPH\_SIO\_UART7**: Clock control for SIO/UART7
- **CG\_FC\_PERIPH\_SIO\_UART8**: Clock control for SIO/UART8
- **CG\_FC\_PERIPH\_SIO\_UART9**: Clock control for SIO/UART9
- **CG\_FC\_PERIPH\_UART0**: Clock control for UART0
- **CG\_FC\_PERIPH\_UART1**: Clock control for UART1
- **CG\_FC\_PERIPH\_I2C0**: Clock control for I2C0
- **CG\_FC\_PERIPH\_I2C1**: Clock control for I2C1
- **CG\_FC\_PERIPH\_I2C2**: Clock control for I2C2
- **CG\_FC\_PERIPH\_I2C3**: Clock control for I2C3
- **CG\_FC\_PERIPH\_I2C4**: Clock control for I2C4
- **CG\_FC\_PERIPH\_SSP0**: Clock control for SSP0
- **CG\_FC\_PERIPH\_SSP1**: Clock control for SSP1
- **CG\_FC\_PERIPH\_SSP2**: Clock control for SSP2
- **CG\_FC\_PERIPH\_EBIF**: Clock control for EBIF
- **CG\_FC\_PERIPH\_DMACA**: Clock control for DMAC A
- **CG\_FC\_PERIPH\_DMACB**: Clock control for DMAC B
- **CG\_FC\_PERIPH\_DMACC**: Clock control for DMAC C
- **CG\_FC\_PERIPH\_DMAIF**: Clock control for DMACIF
- **CG\_FC\_PERIPH\_ADC**: Clock control for ADC
- **CG\_FC\_PERIPH\_WDT**: Clock control for WDT
- **CG\_FC\_PERIPH\_OFD**: Clock control for OFD
- **CG\_FC\_PERIPHB\_ALL**: ALL clock control

**NewState**

- **ENABLE**: Enable supplying clock fsys to peripheries.
- **DISABLE**: Disable supplying clock fsys to peripheries.

**Description:**

This function enables or disables supplying clock fsys to peripheries

**Return:**

None

### 6.2.3.37 CG\_SetFs

Enable or disable external low-speed oscillator (fs) for RMC & RTC & CEC

**Prototype:**

void

CG\_SetFs(FunctionalState **NewState**)

**Parameters:****NewState**

- **ENABLE**: to enable external low-speed oscillator for RMC & RTC & CEC.
- **DISABLE**: to disable external low-speed oscillator for RMC & RTC & CEC.

**Description:**

This enables or disables external low-speed oscillator (fs) for RMC & RTC & CEC.

**Return:**

None

## 6.2.4 Data Structure Description

### 6.2.4.1 CG\_NMIFactor

**Data Fields:**

uint32\_t

**All** specifies CGNMI source generation state.

**Bit Fields:**

uint32\_t

**WDT**(Bit 0) means generated from WDT.

uint32\_t

**NMIPin**(Bit 1) means generated from NMI pin.

uint32\_t

**DetectLowVoltage**(Bit 2) means generated when detect low voltage by LVD.

uint32\_t

**Reserved1** (Bit3) Reserved

uint32\_t

**ReturnLowVoltage**(Bit 4) Means generated from Flash ECC

uint32\_t  
**Reserved2** (Bit5~bit31) Reserved

#### 6.2.4.2 CG\_ResetFlag

##### Data Fields:

uint32\_t

**All** specifies CG reset source.

##### Bit Fields:

uint32\_t

**ResetPin**(Bit0) Reset from RESET pin

uint32\_t

**Reserved1** (Bit1) Reserved

uint32\_t

**WDTReset**(Bit2) Reset from WDT

uint32\_t

**STOP2Reset**(Bit3) Reset flag by STOP2 mode release

uint32\_t

**DebugReset**(Bit4) Reset from SYSRESETREQ

uint32\_t

**OFDReset**(Bit5) Rest by OFD

uint32\_t

**LVDReset**(Bit6) Rest by LVD

uint32\_t

**Reserved2** (Bit7~bit31) Reserved

## 7. FC

### 7.1 Overview

TMPM462x device contains flash memory.

For **TMPM462F10FG**, the size of flash is 1024Kbytes.

For **TMPM462F15FG**, the size of flash is 1536Kbytes.

In on-board programming, the CPU is to execute software commands for rewriting or erasing the flash memory. Writing and erasing flash memory data are in accordance with the standard JEDEC commands. Besides it also provides the registers that are used to monitor the status of the flash memory and to indicate the protection status of each block, and activate security function.

The block configuration of flash memory please refers to the MCU data sheet.

This driver is contained in \Libraries\TX04\_Periph\_Driver\src\tmpm462\_fc.c with \Libraries\TX04\_Periph\_Driver\inc\tmpm462\_fc.h containing the API definitions for use by applications.

## 7.2 API Functions

### 7.2.1 Function List

- ◆ void FC\_SetSecurityBit(FunctionalState **NewState**)
- ◆ FunctionalState FC\_GetSecurityBit(void)
- ◆ WorkState FC\_GetBusyState(void)
- ◆ FunctionalState FC\_GetBlockProtectState(uint8\_t **BlockNum**)
- ◆ FunctionalState FC\_GetPageProtectState(uint8\_t **PageNum**)
- ◆ FunctionalState FC\_GetAbortState(void)
- ◆ uint32\_t FC\_GetSwapSize(void);
- ◆ uint32\_t FC\_GetSwapState(void);
- ◆ void FC\_SelectArea(uint8\_t **AreaNum**, FunctionalState **NewState**);
- ◆ void FC\_SetAbortion(void);
- ◆ void FC\_ClearAbortion(void);
- ◆ void FC\_SetClkDiv(uint8\_t **ClikDiv**);
- ◆ void FC\_SetProgramCount(uint8\_t **ProgramCount**);
- ◆ void FC\_SetEraseCounter(uint8\_t **EraseCounter**);
- ◆ FC\_Result FC\_ProgramBlockProtectState(uint8\_t **BlockNum**);
- ◆ FC\_Result FC\_ProgramPageProtectState(uint8\_t **PageNum**);
- ◆ FC\_Result FC\_EraseProtectState(void);
- ◆ FC\_Result FC\_WritePage(uint32\_t **PageAddr**, uint32\_t \* **Data**);
- ◆ FC\_Result FC\_EraseBlock(uint32\_t **BlockAddr**);
- ◆ FC\_Result FC\_EraseArea(uint32\_t **AreaAddr**);
- ◆ FC\_Result FC\_ErasePage(uint32\_t **PageAddr**);
- ◆ FC\_Result FC\_EraseChip(void);
- ◆ FC\_Result FC\_SetSwpsrBit(uint8\_t **BitNum**);
- ◆ uint32\_t FC\_GetSwpsrBitValue(uint8\_t **BitNum**);

## 7.2.2 Detailed Description

Functions listed above can be divided into five parts:

- 1) The security function restricts flash ROM data readout and debugging.  
    FC\_SetSecurityBit(), FC\_GetSecurityBit().
- 2) The functions get the automatic operation status and each block protection status:  
    FC\_GetBusyState(), FC\_GetBlockProtectState(), FC\_GetPageProtectState().
- 3) The functions change the protection status of each block:  
    FC\_ProgramBlockProtectState(), FC\_ProgramPageProtectState(), FC\_EraseProtectState().
- 4) Use automatic operation command of flash.  
    FC\_WritePage(), FC\_EraseBlock(), FC\_EraseChip(), FC\_EraseArea(),  
    FC\_ErasePage(), FC\_SetSwpsrBit().
- 5) Others:  
    FC\_GetAbortState(), FC\_GetSwapSize(), FC\_GetSwapState(), FC\_SelectArea(),  
    FC\_SetAbortion(), FC\_ClearAbortion(), FC\_SetClkDiv(), FC\_SetProgramCount(),  
    FC\_SetEraseCounter(), FC\_GetSwpsrBitValue().

## 7.2.3 Function Documentation

### 7.2.3.1 FC\_SetSecurityBit

Set the value of SECBIT register.

**Prototype:**

void

FC\_SetSecurityBit (FunctionalState **NewState**)

**Parameters:**

**NewState:** Select the state of SECBIT register.

This parameter can be one of the following values:

- **DISABLE:** Protection function is not available.
- **ENABLE:** Protection function is available.

**Description:**

- 1) All the protection bits (the FCPSRx register) used for the write/erase-protection function are set to "1".
- 2) The FCSECBIT <SECBIT> bit is set to "1".

Only when the two conditions above are met at the same time, the security function that restricts flash ROM Data readout and debugging will be available. At this time, communication of JTAG/SW is prohibited, it means you can not use

JTAG to debug, so please be careful when you want to use this API to set FCSECBIT<SECBIT> to “1”.

The FCSECBIT <SECBIT> bit is set to “1” at a power-on reset right after power-on.

**Return:**

None

### **7.2.3.2 FC\_GetSecurityBit**

Get the value of SECBIT register.

**Prototype:**

FunctionalState

FC\_GetSecurityBit(void)

**Parameters:**

None

**Description:**

This API is used to get the state of the SECBIT register. If the value of SECBIT <SECBIT> bit is “1”, it returns **ENABLE**. If the value of SECBIT <SECBIT> bit is “0”, it returns **DISABLE**.

**Return:**

State of SECBIT register.

**DISABLE**: Protection function is not available.

**ENABLE**: Protection function is available.

### **7.2.3.3 FC\_GetBusyState**

Get the status of the flash auto operation.

**Prototype:**

WorkState

FC\_GetBusyState (void)

**Parameters:**

None

**Description:**

When the flash memory is in automatic operation, it outputs "0" to indicate that it is busy. When the automatic operation is normally terminated, it returns to the ready state and outputs "1" to accept the next command.

**Return:**

Status of the flash automatic operation:

**BUSY**: Flash memory is in automatic operation.

**DONE**: Automatic operation is normally terminated. The next command can be sent and executed.

#### 7.2.3.4 FC\_GetBlockProtectState

Get the specified block protection state

**Prototype:**

FunctionalState

FC\_GetBlockProtectState(uint8\_t **BlockNum**).

**Parameters:**

**BlockNum**: The flash block number

**For TMPM462F10FG**:

FC\_BLOCK\_1 to FC\_BLOCK\_31

**For TMPM462F15FG**:

FC\_BLOCK\_1 to FC\_BLOCK\_47

**Description:**

Each protection bit represents the protection status of the corresponding block. When a bit is set to "1", it indicates that the block corresponding to the bit is protected. When the block is protected, it can't be written or erased. About the block configuration of the flash memory, please refer to overview.

**Return:**

Block protection status.

**DISABLE**: Block is unprotected

**ENABLE**: Block is protected

#### 7.2.3.5 FC\_GetPageProtectState

Get the page protection status.

**Prototype:**

FunctionalState

FC\_GetPageProtectState(uint8\_t **PageNum**)

**Parameters:**

**PageNum**:The flash page number

➤ **FC\_PAGE\_0** to **FC\_PAGE\_7**

**Description:**

Each protection bit represents the protection status of the corresponding page. When a bit is set to "1", it indicates that the page corresponding to the bit is protected. When the page is protected, it can't be written or erased. About the page configuration of the flash memory, please refer to overview.

**Return:**

Page protection status.

**DISABLE**: Page is unprotected

**ENABLE**: Page is protected

### 7.2.3.6 FC\_GetAbortState

Get the status of the auto operation is aborted or not

**Prototype:**

FunctionalState

FC\_GetAbortState(void)

**Parameters:**

None

**Description:**

Once the auto operation is aborted by FCCR<WEABORT>, "1" is set to this bit.

**Return:**

the status of the auto operation is aborted or not.:

**DISABLE**: The aborted is disabled

**DONE**: The aborted is enabled

### 7.2.3.7 FC\_GetSwapSize

Get the swap size.

**Prototype:**

```
uint32_t  
FC_GetSwapSize(void)
```

**Parameters:**

None

**Description:**

Get the swap size.

**Return:**

the swap size.

**FC\_SWAP\_SIZE\_4K:** The swap size is 4K bytes.

**FC\_SWAP\_SIZE\_8K:** The swap size is 8K bytes.

**FC\_SWAP\_SIZE\_16K:** The swap size is 16K bytes.

**FC\_SWAP\_SIZE\_32K:** The swap size is 32K bytes.

**FC\_SWAP\_SIZE\_AREA1:** Area 0 swaps with area 1.

**FC\_SWAP\_SIZE\_AREA2:** Area 0 swaps with area 2.

### 7.2.3.8 FC\_GetSwapState

Get the swap state.

**Prototype:**

```
uint32_t  
FC_GetSwapState(void)
```

**Parameters:**

None

**Description:**

Get the swap state.

**Return:**

the swap state.

**FC\_SWAP\_RELEASE:** Release the swap.

**FC\_SWAP\_PROHIBIT:** Setting is prohibited..

**FC\_SWAPPING:** In swapping.

**FC\_SWAP\_INITIAL:** Release the swap (Initial state).

### 7.2.3.9 FC\_SelectArea

Specifies an "area" in the Flash memory.

**Prototype:**

void

```
FC_SelectArea(uint8_t AreaNum ,  
             FunctionalState NewState)
```

**Parameters:**

**AreaNum**:The flash area number

**For TMPM462F15FG:**

- FC\_AREA\_0, FC\_AREA\_1, FC\_AREA\_2, FC\_AREA\_ALL
- For TMPM462F10FG:**

- FC\_AREA\_0, FC\_AREA\_1, FC\_AREA\_ALL

**NewState**: Specify area state.

This parameter can be one of the following values:

- **ENABLE**: Select the area.
- **DISABLE**: Unselect the area.

**Description:**

Specifies an "area" in the Flash memory that is targeted by Flash memory operation command

**Return:**

None

### 7.2.3.10 FC\_SetAbortion

Set abortion of auto operation command.

**Prototype:**

void

```
FC_SetAbortion(void)
```

**Parameters:**

None

**Description:**

Set abortion of auto operation command.

**Return:**

None

**7.2.3.11 FC\_ClearAbortion**

Clear FCSR<WEABORT> to "0" command.

**Prototype:**

void

FC\_ClearAbortion(void)

**Parameters:**

None

**Description:**

Clear FCSR<WEABORT> to "0" command.

**Return:**

None

**7.2.3.12 FC\_SetClkDiv**

Set Frequency division ratio to change the clock.

**Prototype:**

void

FC\_SetClkDiv(uint8\_t *ClkDiv*)

**Parameters:**

*ClkDiv*: The divisor of the system clock

➤ **FC\_Clk\_Div\_1** to **FC\_Clk\_Div\_32**

**Description:**

Set Frequency division ratio to change the clock (WCLK: fsys/(DIV+1))  
automatic operation to 8 to 12MHz.

**Return:**

None

### 7.2.3.13 FC\_SetProgramCount

Set the number of counts that makes a programming time (CNT/WCLK) by automatic program execution command

**Prototype:**

void

FC\_SetProgramCount(uint8\_t **ProgramCount**)

**Parameters:**

**ProgramCount**: the counter of the divided system clock for flash program

- FC\_PROG\_CNT\_250, FC\_PROG\_CNT\_300, FC\_PROG\_CNT\_350.

**Description:**

Set the number of counts that makes a programming time (CNT/WCLK) by automatic program execution command be within the range of 20 to 40  $\mu$ sec.

**Return:**

None

### 7.2.3.14 FC\_SetEraseCounter

Set the number of counts until erase time (CNT/WCLK) will be 100 ~ 130msec using each auto erase command.

**Prototype:**

void

FC\_SetEraseCounter (uint8\_t **EraseCounter**)

**Parameters:**

**EraseCounter**: the number of counts until erase time (CNT/WCLK) will be 100~130msec using each auto erase command

- FC\_ERAS\_CNT\_85, FC\_ERAS\_CNT\_90,
- FC\_ERAS\_CNT\_95, FC\_ERAS\_CNT\_100,
- FC\_ERAS\_CNT\_105, FC\_ERAS\_CNT\_110
- FC\_ERAS\_CNT\_115, FC\_ERAS\_CNT\_120,
- FC\_ERAS\_CNT\_125, FC\_ERAS\_CNT\_130,
- FC\_ERAS\_CNT\_135, FC\_ERAS\_CNT\_140.

**Description:**

Set the number of counts until erase time (CNT/WCLK) will be 100 ~ 130msec using each auto erase command.

**Return:**

None

### 7.2.3.15 FC\_ProgramBlockProtectState

Program the protection bits.

**Prototype:**

FC\_Result

FC\_ProgramProtectState(uint8\_t *BlockNum*)

**Parameters:****For TMPM462F10FG:**

- FC\_BLOCK\_1 to FC\_BLOCK\_31

**For TMPM462F15FG:**

- FC\_BLOCK\_1 to FC\_BLOCK\_47

**Description:**

This API is used to set the protection bit to “1” so that the corresponding block can be protected. When the block is protected, it can’t be written or erased.

One protection bit will be programmed when this API is executed each time.

**Return:**

Result of the operation to program the protection bit.

**FC\_SUCCESS:** Set the protection bit to “1” successfully.

**FC\_ERROR\_PROTECTED:** The protection bit is “1” already, and it doesn’t need to program it again.

**FC\_ERROR\_OVER\_TIME:** Program block protection bit operation over time error.

### 7.2.3.16 FC\_ProgramPageProtectState

Program the protection bits.

**Prototype:**

FC\_Result

FC\_ProgramProtectState(uint8\_t *PageNum*)

**Parameters:**

- FC\_PAGE\_0 to FC\_PAGE\_7

**Description:**

This API is used to set the protection bit to “1” so that the corresponding page can be protected. When the block is protected, it can't be written or erased. One protection bit will be programmed when this API is executed each time.

**Return:**

Result of the operation to program the protection bit.

**FC\_SUCCESS:** Set the protection bit to “1” successfully.

**FC\_ERROR\_PROTECTED:** The protection bit is “1” already, and it doesn't need to program it again.

**FC\_ERROR\_OVER\_TIME:** Program page protection bit operation over time error.

### 7.2.3.17 FC\_EraseProtectState

Erase the protection bits.

**Prototype:**

FC\_Result

FC\_EraseBlockProtectState(void)

**Parameters:**

None

**Description:**

This API is used to erase the protection bits (clear them to “0”) so that the whole flash will not be protected.

The whole flash protection bit will be erased when this API is executed each time.

**Return:**

Result of the operation to erase the protection bits.

**FC\_SUCCESS:** Erase the protection bits successfully.

**FC\_ERROR\_OVER\_TIME:** Erase page protection bits operation over time error.

### 7.2.3.18 FC\_WritePage

Write data to the specified page.

**Prototype:**

FC\_Result

FC\_WritePage(uint32\_t *PageAddr*, uint32\_t \* *Data*)

**Parameters:**

**PageAddr:** The page start address

**Data:** The pointer to data buffer to be written into the page. The data size should be FC\_PAGE\_SIZE.

**Description:**

This API is used to write data to specified page.

It contains 1024 words in a page. The flash can only be written page by page.

The automatic page programming is allowed only once for a page already erased. No programming can be performed twice or more time irrespective of data value whether it is "1" or "0".

**\*Note:**

1 An attempt to rewrite a page two or more times without erasing the content can cause damages to the device.

2 For programing into the Flash memory after entering into Normal mode from Stop2 mode, it is required to confirm that CGRSTFLG<OSCFLF> is read as "1".

**Return:**

Result of the operation to write data to the specified page.

**FC\_SUCCESS:** data is written to the specified page accurately.

**FC\_ERROR\_PROTECTED:** The block or page is protected. The write operation can't be executed.

**FC\_ERROR\_OVER\_TIME:** Write operation over time error.

### 7.2.3.19     **FC\_EraseBlock**

Erase the content of specified block.

**Prototype:**

FC\_Result

FC\_EraseBlock(uint32\_t *BlockAddr*)

**Parameters:**

**BlockAddr:** The block starts address.

**Description:**

This API is used to erase the content of specified block. Only unprotected blocks will be erased.

**Return:**

Result of the operation to erase the content of specified block.

**FC\_SUCCESS:** the content of the specified block is erased successfully.

**FC\_ERROR\_PROTECTED:** The block is protected. The erase operation can't be executed. The block will not be erased.

**FC\_ERROR\_OVER\_TIME:** Erase operation over time error.

### 7.2.3.20 FC\_EraseArea

Erase the content of specified area.

**Prototype:**

FC\_Result

FC\_EraseArea(uint32\_t *AreaAddr*)

**Parameters:**

*AreaAddr*: The block starts address.

**Description:**

This API is used to erase the content of specified area. Only unprotected areas will be erased.

**Return:**

Result of the operation to erase the content of specified block.

**FC\_SUCCESS**: the content of the specified area is erased successfully.

**FC\_ERROR\_PROTECTED**: The area is protected. The erase operation can't be executed. The area will not be erased.

**FC\_ERROR\_OVER\_TIME**: Erase operation over time error.

### 7.2.3.21 FC\_ErasePage

Erase the content of specified page.

**Prototype:**

FC\_Result

FC\_ErasePage(uint32\_t *PageAddr*)

**Parameters:**

*PageAddr*: The page starts address.

**Description:**

This API is used to erase the content of specified page. Only unprotected pages will be erased.

**Return:**

Result of the operation to erase the content of specified block.

**FC\_SUCCESS**: the content of the specified page is erased successfully.

**FC\_ERROR\_PROTECTED:** The page is protected. The erase operation can't be executed. The page will not be erased.

**FC\_ERROR\_OVER\_TIME:** Erase operation over time error.

### 7.2.3.22 FC\_EraseChip

Erase the content of the entire chip.

**Prototype:**

FC\_Result

FC\_EraseChip(void)

**Parameters:**

None

**Description:**

This API is used to erase the content of the entire chip. If all the blocks are unprotected, the entire chip will be erased. If parts of blocks are protected, only unprotected blocks will be erased.

**Return:**

Result of the operation to erase the content of the entire chip.

**FC\_SUCCESS:** If all the blocks are unprotected, the entire chip is erased. If parts of blocks are protected, only unprotected blocks are erased.

**FC\_ERROR\_PROTECTED:** All blocks are protected. The erase chip operation can't be executed.

**FC\_ERROR\_OVER\_TIME:** Erase Chip operation over time error.

### 7.2.3.23 FC\_SetSwpsrBit

Setting values of FCSWPSR[10:0] by memory swap command.

**Prototype:**

FC\_Result

FC\_SetSwpsrBit(uint8\_t *BitNum*)

**Parameters:**

*BitNum*: The FCSWPSR bit number to be set

This parameter can be one of the following values:

**FC\_SWPSR\_BIT\_0 to FC\_SWPSR\_BIT\_10**

**Description:**

Setting values of FCSWPSR[10:0] by memory swap command. Automatic memory swap is a command to write "1" to each bit of FCSWPSR[10:0] in the units of 1-bit. A bit cannot be set to "0" independently. All bits should be cleared to "0" using automatic protect bit erase command.

**Return:**

Result of the operation to set the FCSWPSR bit.

**FC\_SUCCESS:** Set the FCSWPSR bit successfully.

**FC\_ERROR\_OVER\_TIME:** Set the FCSWPSR bit operation over time error.

### 7.2.3.24 FC\_GetSwpsrBitValue

Get the value of the special bit of FCSWPSR[10:0].

**Prototype:**

```
uint32_t  
FC_GetSwpsrBitValue(uint8_t BitNum)
```

**Parameters:**

**BitNum:** The special bit of SWPSR.

This parameter can be one of the following values:

**FC\_SWPSR\_BIT\_0 to FC\_SWPSR\_BIT\_10**

**Description:**

Get the value of the special bit of FCSWPSR[10:0].

**Return:**

The value returned can be one of the following values:

**FC\_BIT\_VALUE\_0, FC\_BIT\_VALUE\_1.**

#### **7.2.4 Data Structure Description**

None

## 8. FUART

### 8.1 Overview

TOSHIBA TMPM462x contains the Asynchronous serial channel (Full UART) with Modem control.

TOSHIBA TMPM462x contains two channels Full UART: FUART0, FUART1.

The FUART driver APIs provide a set of functions to configure the Full UART channel, including such common parameters as baud rate, bit length, parity check, stop bit, flow control, and to control transfer like sending/receiving data, checking error and so on.

All driver APIs are contained in /Libraries/TX04\_Periph\_Driver/src/tmpm462\_fuart.c, with /Libraries/TX04\_Periph\_Driver/inc/tmpm462\_fuart.h containing the macros, data types, structures and API definitions for use by applications.

### 8.2 API Functions

#### 8.2.1 Function List

- ◆ void FUART\_Enable(TSB\_FUART\_TypeDef \* **FUARTx**)
- ◆ void FUART\_Disable(TSB\_FUART\_TypeDef \* **FUARTx**)
- ◆ uint32\_t FUART\_GetRxData(TSB\_FUART\_TypeDef \* **FUARTx**)
- ◆ void FUART\_SetTxData(TSB\_FUART\_TypeDef \* **FUARTx**, uint32\_t **Data**)
- ◆ FUART\_Error FUART\_GetErrStatus(TSB\_FUART\_TypeDef \* **FUARTx**)
- ◆ void FUART\_ClearErrStatus(TSB\_FUART\_TypeDef \* **FUARTx**)
- ◆ WorkState FUART\_GetBusyState(TSB\_FUART\_TypeDef \* **FUARTx**)
- ◆ FUART\_StorageStatus FUART\_GetStorageStatus(  
                          TSB\_FUART\_TypeDef \* **FUARTx**, FUART\_Direction **Direction**)
- ◆ void FUART\_SetIrDADivisor(TSB\_FUART\_TypeDef \* **FUARTx**, uint32\_t **Divisor**)
- ◆ void FUART\_Init(  
                          TSB\_FUART\_TypeDef \* **FUARTx**, FUART\_InitTypeDef \* **InitStruct**)
- ◆ void FUART\_EnableFIFO(TSB\_FUART\_TypeDef \* **FUARTx**)
- ◆ void FUART\_DisableFIFO(TSB\_FUART\_TypeDef \* **FUARTx**)
- ◆ void FUART\_SetSendBreak(  
                          TSB\_FUART\_TypeDef \* **FUARTx**, FunctionalState **NewState**)
- ◆ void FUART\_SetIrDAEncodeMode(  
                          TSB\_FUART\_TypeDef \* **FUARTx**, uint32\_t **Mode**)
- ◆ Result FUART\_EnableIrDA(TSB\_FUART\_TypeDef \* **FUARTx**)
- ◆ void FUART\_DisableIrDA(TSB\_FUART\_TypeDef \* **FUARTx**)
- ◆ void FUART\_SetINTFIFOLevel(  
                          TSB\_FUART\_TypeDef \* **FUARTx**, uint32\_t **RxLevel**, uint32\_t **TxLevel**)
- ◆ void FUART\_SetINTMask(TSB\_FUART\_TypeDef \* **FUARTx**, uint32\_t **IntMaskSrc**)
- ◆ FUART\_INTStatus FUART\_GetINTMask(TSB\_FUART\_TypeDef \* **FUARTx**)
- ◆ FUART\_INTStatus FUART\_GetRawINTStatus(TSB\_FUART\_TypeDef \* **FUARTx**)
- ◆ FUART\_INTStatus FUART\_GetMaskedINTStatus(TSB\_FUART\_TypeDef \* **FUARTx**)
- ◆ void FUART\_ClearINT(  
                          TSB\_FUART\_TypeDef \* **FUARTx**, FUART\_INTStatus **INTStatus**)

- 
- ◆ void FUART\_SetDMAOnErr(  
    TSB\_FUART\_TypeDef \* **FUARTx**, FunctionalState **NewState**)
  - ◆ void FUART\_SetFIFODMA(TSB\_FUART\_TypeDef \* **FUARTx**,  
                          FUART\_Direction **Direction**, FunctionalState **NewState**)
  - ◆ FUART\_AllModemStatus FUART\_GetModemStatus(  
                          TSB\_FUART\_TypeDef \* **FUARTx**)
  - ◆ void FUART\_SetRTSSStatus(  
    TSB\_FUART\_TypeDef \* **FUARTx**, FUART\_ModemStatus **Status**)
  - ◆ void FUART\_SetDTRStatus(  
    TSB\_FUART\_TypeDef \* **FUARTx**, FUART\_ModemStatus **Status**)

## 8.2.2 Detailed Description

Functions listed above can be divided into five parts:

- 1) Full UART Configuration and Initialization, common operation  
    FUART\_Enable(), FUART\_Disable(), FUART\_Init(), FUART\_GetRxData(),  
    FUART\_SetTxData(), FUART\_GetErrStatus(), FUART\_ClearErrStatus(),  
    FUART\_GetBusyState(), FUART\_GetStorageStatus(), FUART\_SetSendBreak()
- 2) Configure FIFO and DMA.  
    FUART\_EnableFIFO(), FUART\_DisableFIFO(), FUART\_SetINTFIFOLevel(),  
    FUART\_SetFIFODMA(), FUART\_SetDMAOnErr().
- 3) Configure interrupt, get interrupt status and clear interrupt.  
    FUART\_SetINTMask(), FUART\_GetINTMask(), FUART\_GetRawINTStatus(),  
    FUART\_GetMaskedINTStatus(), FUART\_ClearINT().
- 4) Modem control.  
    FUART\_GetModemStatus(), FUART\_SetRTSSStatus(), FUART\_SetDTRStatus().
- 5) Configure IrDA.  
    FUART\_EnableIrDA(), FUART\_DisableIrDA(), FUART\_SetIrDAEncodeMode(),  
    FUART\_SetIrDADivisor().

## 8.2.3 Function Documentation

\*Note: in all of the following APIs, parameter “TSB\_FUART\_TypeDef\* **FUARTx**” can be **FUART0 or FUART1**.

### 8.2.3.1 FUART\_Enable

Enable the specified Full UART channel.

**Prototype:**

void

FUART\_Enable(TSB\_FUART\_TypeDef \* **FUARTx**)

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Description:**

This API will enable the specified Full UART channel selected by **FUARTx**.

**Return:**

None

### 8.2.3.2 FUART\_Disable

Disable the specified Full UART channel.

**Prototype:**

void

FUART\_Disable(TSB\_FUART\_TypeDef \* **FUARTx**)

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Description:**

This API will disable the specified Full UART channel selected by **FUARTx**.

**Return:**

None

### 8.2.3.3 FUART\_GetRxData

Get received data from the specified Full UART channel.

**Prototype:**

uint32\_t

FUART\_GetRxData(TSB\_FUART\_TypeDef \* **FUARTx**)

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Description:**

This API will get the data received from the specified Full UART channel selected by **FUARTx**. It is appropriate to call the function after

**FUART\_GetStorageStatus(FUARTx, FUART\_RX)** returns  
**FUART\_STORAGE\_NORMAL** or **FUART\_STORAGE\_FULL**.

**Return:**

The data received from the specified Full UART channel

#### **8.2.3.4 FUART\_SetTxData**

Set data to be sent and start transmitting via the specified Full UART channel.

**Prototype:**

void

```
FUART_SetTxData(TSB_FUART_TypeDef * FUARTx,  
                 uint32_t Data)
```

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Data**: A frame to be sent, which can be 5-bit, 6-bit, 7-bit or 8-bit, depending on the initialization. The Data range is 0x00 to 0xFF.

**Description:**

This API will set data to be sent and start transmitting via the specified Full UART channel selected by **FUARTx**.

**Return:**

None

#### **8.2.3.5 FUART\_GetErrStatus**

Get receive error status.

**Prototype:**

FUART\_Err

```
FUART_GetErrStatus(TSB_FUART_TypeDef * FUARTx)
```

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Description:**

This API will get the error status after a data has been transferred, so this API must be executed after **FUART\_GetRxData(FUARTx)**, only in this read sequence can the right error status information be got.

**Return:**

**FUART\_NO\_ERR** means there is no error in the last transfer.  
**FUART\_OVERRUN** means that overrun occurs in the last transfer.  
**FUART\_PARITY\_ERR** means either even parity or odd parity fails.  
**FUART\_FRAMING\_ERR** means there is framing error in the last transfer.  
**FUART\_BREAK\_ERR** means there is break error in the last transfer.  
**FUART\_ERRS** means that 2 or more errors occurred in the last transfe

### 8.2.3.6 FUART\_ClearErrStatus

Clear receive error status.

**Prototype:**

void

**FUART\_ClearErrStatus(TSB\_FUART\_TypeDef \* FUARTx)**

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Description:**

This API will clear all the receive errors, including framing, parity, break and overrun errors.

**Return:**

None

### 8.2.3.7 FUART\_GetBusyState

Get the state that whether the specified Full UART channel is transmitting data or stopped.

**Prototype:**

WorkState

**FUART\_GetBusyState(TSB\_FUART\_TypeDef \* FUARTx)**

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Description:**

This API will get the work state of the specified Full UART channel to see if it is transmitting data or stopped.

**Return:**

Work state of the specified Full UART channel:

**BUSY**: The Full UART is transmitting data

**DONE**: The Full UART has stopped transmitting data

### 8.2.3.8 FUART\_GetStorageStatus

Get the FIFO or hold register status.

**Prototype:**

FUART\_StorageStatus

```
FUART_GetStorageStatus(TSB_FUART_TypeDef * FUARTx,  
                      FUART_Direction Direction)
```

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Direction**: The direction of Full UART

- **FUART\_RX**: for receive FIFO or receive hold register
- **FUART\_TX**: for transmit FIFO or transmit hold register

**Description:**

When FIFO is enabled, this API will get the transmit or receive FIFO status.

When FIFO is disabled, this API will get the transmit or receive hold register status.

**Return:**

**FUART\_StorageStatus**: The FIFO or hold register status.

**FUART\_STORAGE\_EMPTY**: The FIFO or the hold register is empty.

**FUART\_STORAGE\_NORMAL**: The FIFO is normal, not empty and not full.

**FUART\_STORAGE\_INVALID**: The FIFO or the hold register is in invalid status.

**FUART\_STORAGE\_FULL**: The FIFO or the hold register is full.

### 8.2.3.9 FUART\_SetIrDADivisor

Get error flag of the transfer from the specified UART channel.

**Prototype:**

```
void  
FUART_SetIrDADivisor(TSB_FUART_TypeDef * FUARTx,  
                      uint32_t Divisor)
```

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Divisor**: The IrDA Low-power divisor (from 0x01 to 0xFF)

**Description:**

This API will set IrDA Low-power divisor to generate the IrLPBaud16 signal by dividing down of UARTCLK.

This API must be executed before the IrDA circuit is enabled.

**Return:**

None

### 8.2.3.10 FUART\_Init

Initialize and configure the specified Full UART channel.

**Prototype:**

```
void  
FUART_Init(TSB_FUART_TypeDef * FUARTx,  
            FUART_InitTypeDef * InitStruct)
```

**Parameters:**

**FUARTx**: The specified Full UART channel.

**InitStruct**: The structure containing Full UART configuration including baud rate, data bits per transfer, stop bits, parity, transfer mode and flow control

(Refer to “Data Structure Description” for details).

**Description:**

This API will initialize and configure the baud rate, the number of bits per transfer, stop bit, parity, transfer mode and flow control for the specified Full UART channel selected by **FUARTx**.

This API must be executed before Full UART is enabled.

**Return:**

None

### 8.2.3.11 FUART\_EnableFIFO

Enable the transmit and receive FIFO.

**Prototype:**

void

FUART\_EnableFIFO(TSB\_FUART\_TypeDef \* **FUARTx**)

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Description:**

This API will enable the transmit and receive FIFO of the specified UART channel selected by **FUARTx**.

**Return:**

None

### 8.2.3.12 FUART\_DisableFIFO

Disable the transmit and receive FIFO and the mode will be changed to character mode.

**Prototype:**

FUART\_DisableFIFO(TSB\_FUART\_TypeDef \* **FUARTx**)

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Description:**

This API will disable the transmit and receive FIFO of the specified UART channel selected by **FUARTx**. Then the Full UART work mode will be changed from FIFO mode to character mode.

**Return:**

None

### 8.2.3.13 FUART\_SetSendBreak

Generate the break condition for Full UART.

**Prototype:**

```
void  
FUART_SetSendBreak(TSB_FUART_TypeDef * FUARTx,  
                    FunctionalState NewState)
```

**Parameters:**

**FUARTx**: The specified Full UART channel.

**NewState**: New state of the FUART send break.

- **ENABLE**: Enable the send break to generate transmit break condition
- **DISABLE**: Disable the send break

**Description:**

This API is used to generate the transmit break condition. For generation of the transmit break condition, the send break function must be enabled by this API while at least one frame or longer being transmitted. Even when the break condition is generated, the contents of the transmit FIFO are not affected.

**Return:**

None

### 8.2.3.14      **FUART\_SetIrDAEncodeMode**

Select IrDA encoding mode for transmitting 0 bits.

**Prototype:**

```
void  
FUART_SetIrDAEncodeMode(TSB_FUART_TypeDef * FUARTx,  
                        uint32_t Mode)
```

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Mode**: IrDA encoding mode select for transmitting 0 bits.

- **FUART\_IRDA\_3\_16\_BIT\_PERIOD\_MODE**: 0 bits are transmitted as an active high pulse of 3/16<sup>th</sup> of the bit period.
- **FUART\_IRDA\_3\_TIMES\_IRLPBAUD16\_MODE**: 0 bits are transmitted with a pulse width that is 3 times the period of the IrLPBaud16 input signal.

**Description:**

This API selects IrDA encoding mode. Change IrDA encoding mode to **FUART\_IRDA\_3\_TIMES\_IRLPBAUD16\_MODE** can reduce power consumption but might decrease transmission distance.

**Return:**

None

### 8.2.3.15 FUART\_EnableIrDA

Enable the IrDA circuit.

**Prototype:**

Result

FUART\_EnableIrDA(TSB\_FUART\_TypeDef \* **FUARTx**)

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Description:**

If Full UART is enabled, this API will enable IrDA circuit. If Full UART is disabled, this API will do nothing and return an error.

**Return:**

**SUCCESS**: Enable IrDA circuit successfully.

**ERROR**: The UART channel is disabled, can not enable IrDA circuit.

### 8.2.3.16 FUART\_DisableIrDA

Disable the IrDA circuit.

**Prototype:**

void

FUART\_DisableIrDA(TSB\_FUART\_TypeDef \* **FUARTx**)

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Description:**

If Full UART is enabled, this API will disable IrDA circuit. If Full UART is disabled, this API will do nothing, IrDA circuit doesn't work originally.

**Return:**

None

### 8.2.3.17 FUART\_SetINTFOLevel

Set the Receive and Transmit interrupt FIFO level.

**Prototype:**

void

```
FUART_SetINTFOLevel(TSB_FUART_TypeDef * FUARTx,  
                      uint32_t RxLevel,  
                      uint32_t TxLevel)
```

**Parameters:**

***FUARTx*:** The specified Full UART channel.

***RxLevel*:** Receive interrupt FIFO level. (Receive FIFO is 32 location deep)

- **FUART\_RX\_FIFO\_LEVEL\_4:** The data in Receive FIFO become >= 4 words
- **FUART\_RX\_FIFO\_LEVEL\_8:** The data in Receive FIFO become >= 8 words
- **FUART\_RX\_FIFO\_LEVEL\_16:** The data in Receive FIFO become >= 16 words
- **FUART\_RX\_FIFO\_LEVEL\_24:** The data in Receive FIFO become >= 24 words
- **FUART\_RX\_FIFO\_LEVEL\_28:** The data in Receive FIFO become >= 28 words

***TxLevel*:** Transmit interrupt FIFO level. (Transmit FIFO is 32 location deep)

- **FUART\_TX\_FIFO\_LEVEL\_4:** The data in Transmit FIFO become <= 4 words
- **FUART\_TX\_FIFO\_LEVEL\_8:** The data in Transmit FIFO become <= 8 words
- **FUART\_TX\_FIFO\_LEVEL\_16:** The data in Transmit FIFO become <= 16 words
- **FUART\_TX\_FIFO\_LEVEL\_24:** The data in Transmit FIFO become <= 24 words
- **FUART\_TX\_FIFO\_LEVEL\_28:** The data in Transmit FIFO become <= 28 words

**Description:**

This API is used to define the FIFO level at which UARTTXINTR and UARTRXINTR are generated. The interrupts are generated based on a transition through a level rather than based on the level.

**Return:**

None

### 8.2.3.18 FUART\_SetINTMask

Mask(Enable) interrupt source of the specified channel.

**Prototype:**

```
void  
FUART_SetINTMask(TSB_FUART_TypeDef * FUARTx,  
                  uint32_t IntMaskSrc)
```

**Parameters:**

**FUARTx**: The specified Full UART channel.

**IntMaskSrc**: The interrupt source to be masked(enabled).

To enable no interrupt, use the parameter:

- **FUART\_NONE\_INT\_MASK**

To enable the interrupt one by one, use the “OR” operation with below parameter:

- **FUART\_RIN\_MODEM\_INT\_MASK**: Enable RIN interrupt
- **FUART\_CTS\_MODEM\_INT\_MASK**: Enable CTS modem interrupt
- **FUART\_DCD\_MODEM\_INT\_MASK**: Enable DCD modem interrupt
- **FUART\_DSR\_MODEM\_INT\_MASK**: Enable DSR modem interrupt
- **FUART\_RX\_FIFO\_INT\_MASK**: Enable receive FIFO interrupt
- **FUART\_TX\_FIFO\_INT\_MASK**: Enable transmit FIFO interrupt
- **FUART\_RX\_TIMEOUT\_INT\_MASK**: Enable receive timeout interrupt
- **FUART\_FRAMING\_ERR\_INT\_MASK**: Enable framing error interrupt
- **FUART\_PARITY\_ERR\_INT\_MASK**: Enable parity error interrupt
- **FUART\_BREAK\_ERR\_INT\_MASK**: Enable break error interrupt
- **FUART\_OVERRUN\_ERR\_INT\_MASK**: Enable overrun error interrupt

To enable all the interrupts, use the parameter:

- **FUART\_ALL\_INT\_MASK**

**Description:**

This API will enable the interrupt source of the specified channel. With using this API, interrupts specified by **IntMaskSrc** will be enabled, the other interrupts will be disabled.

**Return:**

None

### 8.2.3.19     **FUART\_GetINTMask**

Get the mask(Enable) setting for each interrupt source.

**Prototype:**

```
FUART_INTStatus  
FUART_GetINTMask(TSB_FUART_TypeDef * FUARTx)
```

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Description:**

This API will get the Full UART interrupt configuration. This API can get the information that which interrupts are enabled and which interrupts are disabled.

**Return:**

**FUART\_INTStatus**: The union that indicates interrupt enable configuration.  
(Refer to “Data Structure Description” for details).

### 8.2.3.20 FUART\_GetRawINTStatus

Get the raw interrupt status of the specified Full UART channel.

**Prototype:**

FUART\_INTStatus  
FUART\_GetRawINTStatus(TSB\_FUART\_TypeDef \* **FUARTx**)

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Description:**

This API will get the raw interrupt status of the specified Full UART channel specified by **FUARTx**.

**Return:**

**FUART\_INTStatus**: The union that indicates the raw interrupt status.  
(Refer to “Data Structure Description” for details).

### 8.2.3.21 FUART\_GetMaskedINTStatus

Get the masked interrupt status of the specified Full UART channel.

**Prototype:**

FUART\_INTStatus  
FUART\_GetMaskedINTStatus(TSB\_FUART\_TypeDef \* **FUARTx**)

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Description:**

This API will get the masked interrupt status of the specified Full UART channel specified by **FUARTx**.

**Return:**

**FUART\_INTStatus**: The union that indicates the masked interrupt status.  
(Refer to “Data Structure Description” for details).

### 8.2.3.22     **FUART\_ClearINT**

Clear the interrupts of the specified Full UART channel.

**Prototype:**

```
void  
FUART_ClearINT(TSB_FUART_TypeDef * FUARTx,  
                  FUART_INTStatus INTStatus)
```

**Parameters:**

**FUARTx**: The specified Full UART channel.  
**INTStatus**: The union that indicates the interrupts to be cleared. When a bit of this parameter is set to 1, the associated interrupt is cleared.  
(Refer to “Data Structure Description” for details).

**Description:**

This API can clear the interrupts of the specified channel selected by **FUARTx**.

**Return:**

None

### 8.2.3.23     **FUART\_SetDMAOnErr**

Enable or disable the DMA receive request output on assertion of a UART error interrupt.

**Prototype:**

```
void  
FUART_SetDMAOnErr(TSB_FUART_TypeDef * FUARTx,  
                    FunctionalState NewState)
```

**Parameters:**

**FUARTx**: The specified Full UART channel.

**NewState:** New state of the DMA receive request output on assertion of a UART error interrupt.

- **ENABLE:** The DMA on error is available, the DMA receive request output, UARTRXDMASREQ or UARTRXDMABREQ, is disabled on assertion of a UART error interrupt.
- **DISABLE:** The DMA on error is not available, the DMA receive request output, UARTRXDMASREQ or UARTRXDMABREQ, is enabled on assertion of a UART error interrupt.

**Description:**

This API is used to enable or disable the DMA receive request output on assertion of a UART error interrupt.

**Return:**

None

#### 8.2.3.24      **FUART\_SetFIFODMA**

Enable or Disable the Transmit FIFO DMA or Receive FIFO DMA.

**Prototype:**

void

```
FUART_SetFIFODMA(TSB_FUART_TypeDef * FUARTx,  
                  FUART_Direction Direction,  
                  FunctionalState NewState)
```

**Parameters:**

***FUARTx*:** The specified Full UART channel.

***Direction*:** The direction of Full UART.

- **FUART\_RX:** Receive FIFO
- **FUART\_TX:** Transmit FIFO

***NewState:*** New state of the FIFO DMA.

- **ENABLE:** Enable FIFO DMA
- **DISABLE:** Disable FIFO DMA

**Description:**

This API will enable or disable the Transmit FIFO DMA or Receive FIFO DMA.

The bus width must be set to 8-bits, if you transfer the data of transmit/ receive FIFO by using DMAC.

**Return:**

None

### 8.2.3.25 FUART\_GetModemStatus

Get all the Modem Status, include: CTS, DSR, DCD, RIN, DTR, and RTS.

**Prototype:**

FUART\_AllModemStatus

FUART\_GetModemStatus(TSB\_FUART\_TypeDef \* *FUARTx*)

**Parameters:**

*FUARTx*: The specified Full UART channel.

**Description:**

This API will get all the Modem Status, include: CTS, DSR, DCD, RIN, DTR, and RTS.

**Return:**

**FUART\_AllModemStatus**: The union that indicates all the modem status.  
(Refer to “Data Structure Description” for details).

### 8.2.3.26 FUART\_SetRTSSStatus

Set the Full UART RTS(Request To Send) modem status output.

**Prototype:**

void

FUART\_SetRTSSStatus(TSB\_FUART\_TypeDef \* *FUARTx*,  
                          FUART\_ModemStatus *Status*)

**Parameters:**

*FUARTx*: The specified Full UART channel.

*Status*: RTS modem status output.

- **FUART\_MODEM\_STATUS\_0**: The modem status output is 0.
- **FUART\_MODEM\_STATUS\_1**: The modem status output is 1.

**Description:**

This API will set the Full UART RTS(Request To Send) modem status output.

**Return:**

None

### 8.2.3.27 FUART\_SetDTRStatus

Set the Full UART DTR(Data Transmit Ready) modem status output.

**Prototype:**

void

```
FUART_SetDTRStatus(TSB_FUART_TypeDef * FUARTx,  
                    FUART_ModemStatus Status)
```

**Parameters:**

**FUARTx**: The specified Full UART channel.

**Status**: DTR modem status output.

- **FUART\_MODEM\_STATUS\_0**: The modem status output is 0.
- **FUART\_MODEM\_STATUS\_1**: The modem status output is 1.

**Description:**

This API will set the Full UART DTR(Data Transmit Ready) modem status output.

**Return:**

None

## 8.2.4 Data Structure Description

### 8.2.4.1 FUART\_InitTypeDef

**Data Fields:**

uint32\_t

**BaudRate** configures the Full UART communication baud rate, it can't be 0(bsp) and must be smaller than 2950000(bps).

uint32\_t

**DataBits** specifies data bits per transfer, which can be set as:

- **UART\_DATA\_BITS\_5** for 5-bit mode
- **UART\_DATA\_BITS\_6** for 6-bit mode
- **UART\_DATA\_BITS\_7** for 7-bit mode
- **UART\_DATA\_BITS\_8** for 8-bit mode

uint32\_t

**StopBits** specifies the length of stop bit transmission, which can be set as:

- **UART\_STOP\_BITS\_1** for 1 stop bit
- **UART\_STOP\_BITS\_2** for 2 stop bits

uint32\_t

**Parity** specifies the parity mode, which can be set as:

- **UART\_NO\_PARITY** for no parity
- **UART\_0\_PARITY** for 0 parity
- **UART\_1\_PARITY** for 1 parity
- **UART\_EVEN\_PARITY** for even parity
- **UART\_ODD\_PARITY** for odd parity

uint32\_t

**Mode** enables or disables reception, transmission or both, which can be set as:

- **UART\_ENABLE\_TX** for enabling transmission
- **UART\_ENABLE\_RX** for enabling reception
- **UART\_ENABLE\_TX | UART\_ENABLE\_RX** for enabling both reception and transmission

uint32\_t

**FlowCtrl** Enable or disable the hardware flow control, which can be set as:

- **UART\_NONE\_FLOW\_CTRL** for no flow control
- **UART\_CTS\_FLOW\_CTRL** for enabling CTS flow control
- **UART\_RTS\_FLOW\_CTRL** for enabling RTS flow control
- **UART\_CTS\_FLOW\_CTRL | UART\_RTS\_FLOW\_CTRL** for enabling both CTS and RTS flow control

#### 8.2.4.2 FUART\_INTStatus

**Data Fields:**

uint32\_t

**All:** Full UART interrupt status or mask.

**Bit**

uint32\_t

**RIN:** 1 RIN modem interrupt

uint32\_t

**CTS:** 1 CTS modem interrupt

uint32\_t

**DCD:** 1 DCD modem interrupt

uint32\_t

**DSR:** 1 DSR modem interrupt

uint32\_t

**RxFIFO:** 1 Receive FIFO interrupt

uint32\_t

**TxFIFO:** 1 Transmit FIFO interrupt

uint32\_t

**RxTimeout:** 1 Receive timeout interrupt

uint32\_t

**FramingErr:** 1 Framing error interrupt

uint32_t	
<b>ParityErr:</b> 1	Parity error interrupt
uint32_t	
<b>BreakErr:</b> 1	Break error interrupt
uint32_t	
<b>OverrunErr:</b> 1	Overrun error interrupt
uint32_t	
<b>Reserved:</b> 21	Reserved

#### 8.2.4.3 FUART\_AllModemStatus

##### Data Fields:

uint32\_t

**All:** Full UART All Modem Status

##### Bit

uint32\_t

**CTS:** 1 CTS modem status

uint32\_t

**DSR:** 1 DSR modem status

uint32\_t

**DCD:** 1 DCD modem status

uint32\_t

**Reserved1:** 5 Reserved

uint32\_t

**RI:** 1 RIN modem status

uint32\_t

**Reserved2:** 1 Reserved

uint32\_t

**DTR:** 1 DTR modem status

uint32\_t

**RTS:** 1 RTS modem status

uint32\_t

**Reserved3:** 20 Reserved

## 9. GPIO

### 9.1 Overview

For TOSHIBA TMPM462x general-purpose I/O ports, inputs and outputs can be specified in units of bits. Besides the general-purpose input/output function, all ports perform specified function.

The GPIO driver APIs provide a set of functions to configure each port, including such common parameters as input, output, pull-up, pull-down, open-drain, CMOS and so on.

All driver APIs are contained in /Libraries/TX04\_Periph\_Driver/src/ tmpm462\_gpio.c, with /Libraries/TX04\_Periph\_Driver/inc/tmpm462\_gpio.h containing the macros, data types, structures and API definitions for use by applications.

### 9.2 API Functions

#### 9.2.1 Function List

- `uint16_t GPIO_ReadData(GPIO_Port GPIO_x)`
- `uint16_t GPIO_ReadDataBit(GPIO_Port GPIO_x, uint16_t Bit_x)`
- `void GPIO_WriteData(GPIO_Port GPIO_x, uint16_t Data)`
- `void GPIO_WriteDataBit(GPIO_Port GPIO_x, uint16_t Bit_x, uint16_t BitValue)`
- `void GPIO_Init(GPIO_Port GPIO_x, uint16_t Bit_x,  
                  GPIO_InitTypeDef * GPIO_InitStruct)`
- `void GPIO_SetOutput(GPIO_Port GPIO_x, uint16_t Bit_x)`
- `void GPIO_SetInput(GPIO_Port GPIO_x, uint16_t Bit_x);`
- `void GPIO_SetOutputEnableReg(GPIO_Port GPIO_x, uint16_t Bit_x,  
                                    FunctionalState NewState)`
- `void GPIO_SetInputEnableReg(GPIO_Port GPIO_x, uint16_t Bit_x,  
                                    FunctionalState NewState)`
- `void GPIO_SetPullUp(GPIO_Port GPIO_x, uint16_t Bit_x,  
                                    FunctionalState NewState)`
- `void GPIO_SetPullDown(GPIO_Port GPIO_x, uint16_t Bit_x,  
                                    FunctionalState NewState)`
- `void GPIO_SetOpenDrain(GPIO_Port GPIO_x, uint16_t Bit_x,  
                                    FunctionalState NewState)`
- `void GPIO_EnableFuncReg(GPIO_Port GPIO_x, uint16_t FuncReg_x, uint16_t  
                                    Bit_x)`
- `void GPIO_DisableFuncReg(GPIO_Port GPIO_x, uint16_t FuncReg_x, uint16_t  
                                    Bit_x)`

#### 9.2.2 Detailed Description

Functions listed above can be divided into three parts:

- 1) Write/Read GPIO or GPIO pin are handled by `GPIO_ReadData()`, `GPIO_ReadDataBit()`, `GPIO_WriteData()` and `GPIO_WriteDataBit()`.

- 2) Initialize and configure the common functions of each GPIO port are handled by `GPIO_SetOutput()`, `GPIO_SetInput()`, `GPIO_SetOutputEnableReg()`, `GPIO_SetInputEnableReg()`, `GPIO_SetPullUp()`, `GPIO_SetPullDown()`, `GPIO_SetOpenDrain()` and `GPIO_Init()`.
- 3) `GPIO_EnableFuncReg()` and `GPIO_DisableFuncReg()` handle other specified functions.

### 9.2.3 Function Documentation

#### 9.2.3.1 `GPIO_ReadData`

Read specified GPIO Data register.

**Prototype:**

```
uint16_t  
GPIO_ReadData(GPIO_Port GPIO_x)
```

**Parameters:**

**GPIO\_x**: Select GPIO port, which can be set as:

- **GPIO\_PA**: GPIO port A.
- **GPIO\_PB**: GPIO port B.
- **GPIO\_PC**: GPIO port C.
- **GPIO\_PD**: GPIO port D.
- **GPIO\_PE**: GPIO port E.
- **GPIO\_PF**: GPIO port F.
- **GPIO\_PG**: GPIO port G.
- **GPIO\_PH**: GPIO port H.
- **GPIO\_PJ**: GPIO port J.
- **GPIO\_PK**: GPIO port K.
- **GPIO\_PL**: GPIO port L.
- **GPIO\_PM**: GPIO port M.
- **GPIO\_PN**: GPIO port N.

**Description:**

This function will read specified GPIO Data register.

**Return:**

The value read from DATA register.

#### 9.2.3.2 `GPIO_ReadDataBit`

Read specified GPIO pin.

**Prototype:**

```
uint16_t  
GPIO_ReadDataBit(GPIO_Port GPIO_x,
```

uint16\_t *Bit\_x*)

**Parameters:**

**GPIO\_x**: Select GPIO port, which can be set as:

- **GPIO\_PA**: GPIO port A.
- **GPIO\_PB**: GPIO port B.
- **GPIO\_PC**: GPIO port C.
- **GPIO\_PD**: GPIO port D.
- **GPIO\_PE**: GPIO port E.
- **GPIO\_PF**: GPIO port F.
- **GPIO\_PG**: GPIO port G.
- **GPIO\_PH**: GPIO port H.
- **GPIO\_PJ**: GPIO port J.
- **GPIO\_PK**: GPIO port K.
- **GPIO\_PL**: GPIO port L.
- **GPIO\_PM**: GPIO port M.
- **GPIO\_PN**: GPIO port N.

**Bit\_x**: Select GPIO pin, which can be set as:

- **GPIO\_BIT\_0**: GPIO pin 0,
- **GPIO\_BIT\_1**: GPIO pin 1,
- **GPIO\_BIT\_2**: GPIO pin 2,
- **GPIO\_BIT\_3**: GPIO pin 3,
- **GPIO\_BIT\_4**: GPIO pin 4,
- **GPIO\_BIT\_5**: GPIO pin 5,
- **GPIO\_BIT\_6**: GPIO pin 6,
- **GPIO\_BIT\_7**: GPIO pin 7,
- **GPIO\_BIT\_8**: GPIO pin 8,
- **GPIO\_BIT\_9**: GPIO pin 9,
- **GPIO\_BIT\_10**: GPIO pin 10,
- **GPIO\_BIT\_11**: GPIO pin 11,
- **GPIO\_BIT\_12**: GPIO pin 12,
- **GPIO\_BIT\_13**: GPIO pin 13,
- **GPIO\_BIT\_14**: GPIO pin 14,
- **GPIO\_BIT\_15**: GPIO pin 15.

**Description:**

This function will read specified GPIO pin.

**Return:**

The value read from GPIO pin as:

- **GPIO\_BIT\_VALUE\_0**: Value 0,
- **GPIO\_BIT\_VALUE\_1**: Value 1.

### 9.2.3.3 GPIO\_WriteData

Write specified value to GPIO Data register.

**Prototype:**

```
void  
GPIO_WriteData(GPIO_Port GPIO_x,  
                uint16_t Data)
```

**Parameters:**

**GPIO\_x**: Select GPIO port, which can be set as:

- **GPIO\_PA**: GPIO port A.
- **GPIO\_PB**: GPIO port B.
- **GPIO\_PC**: GPIO port C.
- **GPIO\_PD**: GPIO port D.
- **GPIO\_PE**: GPIO port E.
- **GPIO\_PF**: GPIO port F.
- **GPIO\_PG**: GPIO port G.
- **GPIO\_PH**: GPIO port H.
- **GPIO\_PJ**: GPIO port J.
- **GPIO\_PK**: GPIO port K.
- **GPIO\_PL**: GPIO port L.
- **GPIO\_PM**: GPIO port M.
- **GPIO\_PN**: GPIO port N.

**Data**: The value will be written to GPIO DATA register.

**Description:**

This function will write new value to specified GPIO Data register.

**Return:**

**None**

### 9.2.3.4 **GPIO\_WriteDataBit**

Write specified value of single bit to GPIO pin.

**Prototype:**

```
void  
GPIO_WriteDataBit(GPIO_Port GPIO_x,  
                  uint16_t Bit_x,  
                  uint16_t BitValue)
```

**Parameters:**

**GPIO\_x**: Select GPIO port, which can be set as:

- **GPIO\_PA**: GPIO port A.
- **GPIO\_PB**: GPIO port B.
- **GPIO\_PC**: GPIO port C.
- **GPIO\_PD**: GPIO port D.

- **GPIO\_PE**: GPIO port E.
- **GPIO\_PF**: GPIO port F.
- **GPIO\_PG**: GPIO port G.
- **GPIO\_PH**: GPIO port H.
- **GPIO\_PJ** : GPIO port J.
- **GPIO\_PK** : GPIO port K.
- **GPIO\_PL**: GPIO port L.
- **GPIO\_PM**: GPIO port M.
- **GPIO\_PN**: GPIO port N.

**Bit\_x**: Select GPIO pin, which can be set as:

- **GPIO\_BIT\_0**: GPIO pin 0,
- **GPIO\_BIT\_1**: GPIO pin 1,
- **GPIO\_BIT\_2**: GPIO pin 2,
- **GPIO\_BIT\_3**: GPIO pin 3,
- **GPIO\_BIT\_4**: GPIO pin 4,
- **GPIO\_BIT\_5**: GPIO pin 5,
- **GPIO\_BIT\_6**: GPIO pin 6,
- **GPIO\_BIT\_7**: GPIO pin 7,
- **GPIO\_BIT\_8**: GPIO pin 8,
- **GPIO\_BIT\_9**: GPIO pin 9,
- **GPIO\_BIT\_10**: GPIO pin 10,
- **GPIO\_BIT\_11**: GPIO pin 11,
- **GPIO\_BIT\_12**: GPIO pin 12,
- **GPIO\_BIT\_13**: GPIO pin 13,
- **GPIO\_BIT\_14**: GPIO pin 14,
- **GPIO\_BIT\_15**: GPIO pin 15,
- **GPIO\_BIT\_ALL**: GPIO pin[0:15],
- Combination of the effective bits

**BitValue**: The new value of GPIO pin, which can be set as:

- **GPIO\_BIT\_VALUE\_0**: Clear GPIO pin,
- **GPIO\_BIT\_VALUE\_1**: Set GPIO pin.

**Description:**

This function will write new bit value to specified GPIO pin.

**Return:**

**None**

### 9.2.3.5 **GPIO\_Init**

Initialize GPIO port function.

**Prototype:**

void

```
GPIO_Init(GPIO_Port GPIO_x,  
          uint16_t Bit_x,
```

---

`GPIO_InitTypeDef * GPIO_InitStruct)`

**Parameters:**

**GPIO\_x:** Select GPIO port, which can be set as:

- **GPIO\_PA:** GPIO port A.
- **GPIO\_PB:** GPIO port B.
- **GPIO\_PC:** GPIO port C.
- **GPIO\_PD:** GPIO port D.
- **GPIO\_PE:** GPIO port E.
- **GPIO\_PF:** GPIO port F.
- **GPIO\_PG:** GPIO port G.
- **GPIO\_PH:** GPIO port H.
- **GPIO\_PJ:** GPIO port J.
- **GPIO\_PK:** GPIO port K.
- **GPIO\_PL:** GPIO port L.
- **GPIO\_PM:** GPIO port M.
- **GPIO\_PN:** GPIO port N.

**Bit\_x:** Select GPIO pin, which can be set as:

- **GPIO\_BIT\_0:** GPIO pin 0,
- **GPIO\_BIT\_1:** GPIO pin 1,
- **GPIO\_BIT\_2:** GPIO pin 2,
- **GPIO\_BIT\_3:** GPIO pin 3,
- **GPIO\_BIT\_4:** GPIO pin 4,
- **GPIO\_BIT\_5:** GPIO pin 5,
- **GPIO\_BIT\_6:** GPIO pin 6,
- **GPIO\_BIT\_7:** GPIO pin 7,
- **GPIO\_BIT\_8:** GPIO pin 8,
- **GPIO\_BIT\_9:** GPIO pin 9,
- **GPIO\_BIT\_10:** GPIO pin 10,
- **GPIO\_BIT\_11:** GPIO pin 11,
- **GPIO\_BIT\_12:** GPIO pin 12,
- **GPIO\_BIT\_13:** GPIO pin 13,
- **GPIO\_BIT\_14:** GPIO pin 14,
- **GPIO\_BIT\_15:** GPIO pin 15,
- **GPIO\_BIT\_ALL:** GPIO pin[0:15],
- Combination of the effective bits.

**GPIO\_InitStruct.** The structure containing basic GPIO configuration. (Refer to Data structure Description for details)

**Description:**

This function will configure GPIO pin IO mode, pull-up, pull-down function and set this pin as open drain port or CMOS port. **GPIO\_SetOutput()**, **GPIO\_SetInput()**, **GPIO\_SetPullUp()**, **GPIO\_SetPullDown()** and **GPIO\_SetOpenDrain()** will be called by it.

**Return:**

**None**

### 9.2.3.6 GPIO\_SetOutput

Set specified GPIO pin as output port.

**Prototype:**

void

```
GPIO_SetOutput(GPIO_Port GPIO_x,  
              uint16_t Bit_x);
```

**Parameters:**

**GPIO\_x**: Select GPIO port, which can be set as:

- **GPIO\_PA**: GPIO port A.
- **GPIO\_PB**: GPIO port B.
- **GPIO\_PC**: GPIO port C.
- **GPIO\_PD**: GPIO port D.
- **GPIO\_PE**: GPIO port E.
- **GPIO\_PF**: GPIO port F.
- **GPIO\_PG**: GPIO port G.
- **GPIO\_PH**: GPIO port H.
- **GPIO\_PJ**: GPIO port J.
- **GPIO\_PK**: GPIO port K.
- **GPIO\_PL**: GPIO port L.
- **GPIO\_PM**: GPIO port M.
- **GPIO\_PN**: GPIO port N.

**Bit\_x**: Select GPIO pin, which can be set as:

- **GPIO\_BIT\_0**: GPIO pin 0,
- **GPIO\_BIT\_1**: GPIO pin 1,
- **GPIO\_BIT\_2**: GPIO pin 2,
- **GPIO\_BIT\_3**: GPIO pin 3,
- **GPIO\_BIT\_4**: GPIO pin 4,
- **GPIO\_BIT\_5**: GPIO pin 5,
- **GPIO\_BIT\_6**: GPIO pin 6,
- **GPIO\_BIT\_7**: GPIO pin 7,
- **GPIO\_BIT\_8**: GPIO pin 8,
- **GPIO\_BIT\_9**: GPIO pin 9,
- **GPIO\_BIT\_10**: GPIO pin 10,
- **GPIO\_BIT\_11**: GPIO pin 11,
- **GPIO\_BIT\_12**: GPIO pin 12,
- **GPIO\_BIT\_13**: GPIO pin 13,
- **GPIO\_BIT\_14**: GPIO pin 14,
- **GPIO\_BIT\_15**: GPIO pin 15,
- **GPIO\_BIT\_ALL**: GPIO pin[0:15],
- Combination of the effective bits.

**Description:**

This function will set specified GPIO pin as output port.

**Return:**

**None**

### 9.2.3.7 **GPIO\_SetInput**

Set specified GPIO Pin as input port.

**Prototype:**

void

```
GPIO_SetInput(GPIO_Port GPIO_x,  
              uint16_t Bit_x)
```

**Parameters:**

**GPIO\_x:** Select GPIO port, which can be set as:

- **GPIO\_PA:** GPIO port A.
- **GPIO\_PB:** GPIO port B.
- **GPIO\_PC:** GPIO port C.
- **GPIO\_PD:** GPIO port D.
- **GPIO\_PE:** GPIO port E.
- **GPIO\_PF:** GPIO port F.
- **GPIO\_PG:** GPIO port G.
- **GPIO\_PH:** GPIO port H.
- **GPIO\_PJ:** GPIO port J.
- **GPIO\_PK:** GPIO port K.
- **GPIO\_PL:** GPIO port L.
- **GPIO\_PM:** GPIO port M.
- **GPIO\_PN:** GPIO port N.

**Bit\_x:** Select GPIO pin, which can be set as:

- **GPIO\_BIT\_0:** GPIO pin 0,
- **GPIO\_BIT\_1:** GPIO pin 1,
- **GPIO\_BIT\_2:** GPIO pin 2,
- **GPIO\_BIT\_3:** GPIO pin 3,
- **GPIO\_BIT\_4:** GPIO pin 4,
- **GPIO\_BIT\_5:** GPIO pin 5,
- **GPIO\_BIT\_6:** GPIO pin 6,
- **GPIO\_BIT\_7:** GPIO pin 7,
- **GPIO\_BIT\_8:** GPIO pin 8,
- **GPIO\_BIT\_9:** GPIO pin 9,
- **GPIO\_BIT\_10:** GPIO pin 10,
- **GPIO\_BIT\_11:** GPIO pin 11,
- **GPIO\_BIT\_12:** GPIO pin 12,
- **GPIO\_BIT\_13:** GPIO pin 13,
- **GPIO\_BIT\_14:** GPIO pin 14,
- **GPIO\_BIT\_15:** GPIO pin 15,
- **GPIO\_BIT\_ALL:** GPIO pin[0:15],
- Combination of the effective bits.

**Description:**

This function will set specified GPIO pin as input port.

\*To use the Port H as an analog input of the AD converter, disable input on PHIE and disable pull-up on PHPUP.

**Return:****None**

### 9.2.3.8 **GPIO\_SetOutputEnableReg**

Enable or disable specified GPIO Pin output function.

**Prototype:**

void

```
GPIO_SetOutputEnableReg(GPIO_Port GPIO_x,  
                      uint16_t Bit_x,  
                      FunctionalState NewState)
```

**Parameters:**

**GPIO\_x**: Select GPIO port, which can be set as:

- **GPIO\_PA**: GPIO port A.
- **GPIO\_PB**: GPIO port B.
- **GPIO\_PC**: GPIO port C.
- **GPIO\_PD**: GPIO port D.
- **GPIO\_PE**: GPIO port E.
- **GPIO\_PF**: GPIO port F.
- **GPIO\_PG**: GPIO port G.
- **GPIO\_PH**: GPIO port H.
- **GPIO\_PJ**: GPIO port J.
- **GPIO\_PK**: GPIO port K.
- **GPIO\_PL**: GPIO port L.
- **GPIO\_PM**: GPIO port M.
- **GPIO\_PN**: GPIO port N.

**Bit\_x**: Select GPIO pin, which can be set as:

- **GPIO\_BIT\_0**: GPIO pin 0,
- **GPIO\_BIT\_1**: GPIO pin 1,
- **GPIO\_BIT\_2**: GPIO pin 2,
- **GPIO\_BIT\_3**: GPIO pin 3,
- **GPIO\_BIT\_4**: GPIO pin 4,
- **GPIO\_BIT\_5**: GPIO pin 5,
- **GPIO\_BIT\_6**: GPIO pin 6,
- **GPIO\_BIT\_7**: GPIO pin 7,
- **GPIO\_BIT\_8**: GPIO pin 8,
- **GPIO\_BIT\_9**: GPIO pin 9,
- **GPIO\_BIT\_10**: GPIO pin 10,
- **GPIO\_BIT\_11**: GPIO pin 11,
- **GPIO\_BIT\_12**: GPIO pin 12,
- **GPIO\_BIT\_13**: GPIO pin 13,

- **GPIO\_BIT\_14**: GPIO pin 14,
- **GPIO\_BIT\_15**: GPIO pin 15,
- **GPIO\_BIT\_ALL**: GPIO pin[0:15],
- Combination of the effective bits.

**NewState:**

- **ENABLE** : Enable output state
- **DISABLE** : Disable output state

**Description:**

This function will enable output function for the specified GPIO pin when **NewState** is **ENABLE**, and disable specified GPIO pin output function when **NewState** is **DISABLE**.

**Return:****None**

### 9.2.3.9 **GPIO\_SetInputEnableReg**

Enable or disable specified GPIO Pin input function.

**Prototype:**

```
void  
GPIO_SetInputEnableReg(GPIO_Port GPIO_x,  
                      uint16_t Bit_x,  
                      FunctionalState NewState)
```

**Parameters:**

**GPIO\_x**: Select GPIO port, which can be set as:

- **GPIO\_PA**: GPIO port A.
- **GPIO\_PB**: GPIO port B.
- **GPIO\_PC**: GPIO port C.
- **GPIO\_PD**: GPIO port D.
- **GPIO\_PE**: GPIO port E.
- **GPIO\_PF**: GPIO port F.
- **GPIO\_PG**: GPIO port G.
- **GPIO\_PH**: GPIO port H.
- **GPIO\_PJ**: GPIO port J.
- **GPIO\_PK**: GPIO port K.
- **GPIO\_PL**: GPIO port L.
- **GPIO\_PM**: GPIO port M.
- **GPIO\_PN**: GPIO port N.

**Bit\_x**: Select GPIO pin, which can be set as:

- **GPIO\_BIT\_0**: GPIO pin 0,
- **GPIO\_BIT\_1**: GPIO pin 1,

- **GPIO\_BIT\_2**: GPIO pin 2,
- **GPIO\_BIT\_3**: GPIO pin 3,
- **GPIO\_BIT\_4**: GPIO pin 4,
- **GPIO\_BIT\_5**: GPIO pin 5,
- **GPIO\_BIT\_6**: GPIO pin 6,
- **GPIO\_BIT\_7**: GPIO pin 7,
- **GPIO\_BIT\_8**: GPIO pin 8,
- **GPIO\_BIT\_9**: GPIO pin 9,
- **GPIO\_BIT\_10**: GPIO pin 10,
- **GPIO\_BIT\_11**: GPIO pin 11,
- **GPIO\_BIT\_12**: GPIO pin 12,
- **GPIO\_BIT\_13**: GPIO pin 13,
- **GPIO\_BIT\_14**: GPIO pin 14,
- **GPIO\_BIT\_15**: GPIO pin 15,
- **GPIO\_BIT\_ALL**: GPIO pin[0:15],
- Combination of the effective bits.

**NewState:**

- **ENABLE** : Enable input state
- **DISABLE** : Disable input state

**Description:**

This function will enable input function for the specified GPIO pin when **NewState** is **ENABLE**, and disable specified GPIO pin input function when **NewState** is **DISABLE**.

**Return:****None**

### 9.2.3.10      **GPIO\_SetPullUp**

Enable or disable specified GPIO Pin pull-up function.

**Prototype:**

void

```
GPIO_SetPullUp(GPIO_Port GPIO_x,  
                  uint16_t Bit_x,  
                  FunctionalState NewState)
```

**Parameters:**

**GPIO\_x**: Select GPIO port, which can be set as:

- **GPIO\_PA**: GPIO port A.
- **GPIO\_PB**: GPIO port B.
- **GPIO\_PC**: GPIO port C.
- **GPIO\_PD**: GPIO port D.
- **GPIO\_PE**: GPIO port E.
- **GPIO\_PF**: GPIO port F.

- **GPIO\_PG:** GPIO port G.
- **GPIO\_PH:** GPIO port H.
- **GPIO\_PJ:** GPIO port J.
- **GPIO\_PK:** GPIO port K.
- **GPIO\_PL:** GPIO port L.
- **GPIO\_PM:** GPIO port M.
- **GPIO\_PN:** GPIO port N.

**Bit\_x:** Select GPIO pin, which can be set as:

- **GPIO\_BIT\_0:** GPIO pin 0,
- **GPIO\_BIT\_1:** GPIO pin 1,
- **GPIO\_BIT\_2:** GPIO pin 2,
- **GPIO\_BIT\_3:** GPIO pin 3,
- **GPIO\_BIT\_4:** GPIO pin 4,
- **GPIO\_BIT\_5:** GPIO pin 5,
- **GPIO\_BIT\_6:** GPIO pin 6,
- **GPIO\_BIT\_7:** GPIO pin 7,
- **GPIO\_BIT\_8:** GPIO pin 8,
- **GPIO\_BIT\_9:** GPIO pin 9,
- **GPIO\_BIT\_10:** GPIO pin 10,
- **GPIO\_BIT\_11:** GPIO pin 11,
- **GPIO\_BIT\_12:** GPIO pin 12,
- **GPIO\_BIT\_13:** GPIO pin 13,
- **GPIO\_BIT\_14:** GPIO pin 14,
- **GPIO\_BIT\_15:** GPIO pin 15,
- **GPIO\_BIT\_ALL:** GPIO pin[0:15],
- Combination of the effective bits.

**NewState:**

- **ENABLE :** Enable pullup state
- **DISABLE :** Disable pullup state

**Description:**

This function will enable pull-up function for the specified GPIO pin when **NewState** is **ENABLE**, and disable specified GPIO pin pull-up function when **NewState** is **DISABLE**.

**Return:**

**None**

### 9.2.3.11      **GPIO\_SetPullDown**

Enable or disable specified GPIO Pin pull-down function.

**Prototype:**

void

```
GPIO_SetPullDown(GPIO_Port GPIO_x,  
                  uint16_t Bit_x,
```

---

FunctionalState *NewState*)

**Parameters:**

**GPIO\_x**: Select GPIO port, which can be set as:

- **GPIO\_PE**: GPIO port E.

**Bit\_x**: Select GPIO pin, which can be set as:

- **GPIO\_BIT\_4**: GPIO pin 4,
- **GPIO\_BIT\_ALL**: GPIO pin[0:15],
- Combination of the effective bits.

**NewState**:

- **ENABLE** : Enable pulldown state
- **DISABLE** : Disable pulldown state

**Description:**

This function will enable pull-down function for the specified GPIO pin when **NewState** is **ENABLE**, and disable specified GPIO pin pull-down function when **NewState** is **DISABLE**.

**Return:**

**None**

### 9.2.3.12      **GPIO\_SetOpenDrain**

Set specified GPIO Pin as open drain port or CMOS port.

**Prototype:**

void

```
GPIO_SetOpenDrain(GPIO_Port GPIO_x,  
                  uint16_t Bit_x,  
                  FunctionalState NewState)
```

**Parameters:**

**GPIO\_x**: Select GPIO port, which can be set as:

- **GPIO\_PA**: GPIO port A.
- **GPIO\_PB**: GPIO port B.
- **GPIO\_PC**: GPIO port C.
- **GPIO\_PD**: GPIO port D.
- **GPIO\_PE**: GPIO port E.
- **GPIO\_PF**: GPIO port F.
- **GPIO\_PG**: GPIO port G.
- **GPIO\_PK** : GPIO port K.
- **GPIO\_PL**: GPIO port L.

- 
- **GPIO\_PM**: GPIO port M.
  - **GPIO\_PN**: GPIO port N.

**Bit\_x**: Select GPIO pin, which can be set as:

- **GPIO\_BIT\_0**: GPIO pin 0,
- **GPIO\_BIT\_1**: GPIO pin 1,
- **GPIO\_BIT\_2**: GPIO pin 2,
- **GPIO\_BIT\_3**: GPIO pin 3,
- **GPIO\_BIT\_4**: GPIO pin 4,
- **GPIO\_BIT\_5**: GPIO pin 5,
- **GPIO\_BIT\_6**: GPIO pin 6,
- **GPIO\_BIT\_7**: GPIO pin 7,
- **GPIO\_BIT\_8**: GPIO pin 8,
- **GPIO\_BIT\_9**: GPIO pin 9,
- **GPIO\_BIT\_10**: GPIO pin 10,
- **GPIO\_BIT\_11**: GPIO pin 11,
- **GPIO\_BIT\_12**: GPIO pin 12,
- **GPIO\_BIT\_13**: GPIO pin 13,
- **GPIO\_BIT\_14**: GPIO pin 14,
- **GPIO\_BIT\_15**: GPIO pin 15,
- **GPIO\_BIT\_ALL**: GPIO pin[0:15],
- Combination of the effective bits.

**NewState**:

- **ENABLE** : enable open drain state
- **DISABLE** : disable open drain state

**Description**:

This function will set specified GPIO pin as open-drain port when **NewState** is **ENABLE**, and set specified GPIO pin as CMOS port when **NewState** is **DISABLE**.

**Return**:

**None**

### 9.2.3.13      **GPIO\_EnableFuncReg**

Enable specified GPIO function.

**Prototype**:

void

```
GPIO_EnableFuncReg(GPIO_Port GPIO_x,  
                  uint16_t FuncReg_x,  
                  uint16_t Bit_x) ;
```

**Parameters**:

**GPIO\_x**: Select GPIO port, which can be set as:

- **GPIO\_PA:** GPIO port A.
- **GPIO\_PB:** GPIO port B.
- **GPIO\_PC:** GPIO port C.
- **GPIO\_PD:** GPIO port D.
- **GPIO\_PE:** GPIO port E.
- **GPIO\_PF:** GPIO port F.
- **GPIO\_PG:** GPIO port G.
- **GPIO\_PJ:** GPIO port J.
- **GPIO\_PK:** GPIO port K.
- **GPIO\_PL:** GPIO port L.
- **GPIO\_PM:** GPIO port M.
- **GPIO\_PN:** GPIO port N.

**FuncReg\_x:** The number of GPIO function register, which can be set as:

- **GPIO\_FUNC\_REG\_1** for GPIO function register 1,
- **GPIO\_FUNC\_REG\_2** for GPIO function register 2,
- **GPIO\_FUNC\_REG\_3** for GPIO function register 3,
- **GPIO\_FUNC\_REG\_4** for GPIO function register 4,
- **GPIO\_FUNC\_REG\_5** for GPIO function register 5,

**Bit\_x:** Select GPIO pin, which can be set as:

- **GPIO\_BIT\_0:** GPIO pin 0,
- **GPIO\_BIT\_1:** GPIO pin 1,
- **GPIO\_BIT\_2:** GPIO pin 2,
- **GPIO\_BIT\_3:** GPIO pin 3,
- **GPIO\_BIT\_4:** GPIO pin 4,
- **GPIO\_BIT\_5:** GPIO pin 5,
- **GPIO\_BIT\_6:** GPIO pin 6,
- **GPIO\_BIT\_7:** GPIO pin 7,
- **GPIO\_BIT\_8:** GPIO pin 8,
- **GPIO\_BIT\_9:** GPIO pin 9,
- **GPIO\_BIT\_10:** GPIO pin 10,
- **GPIO\_BIT\_11:** GPIO pin 11,
- **GPIO\_BIT\_12:** GPIO pin 12,
- **GPIO\_BIT\_13:** GPIO pin 13,
- **GPIO\_BIT\_14:** GPIO pin 14,
- **GPIO\_BIT\_15:** GPIO pin 15,
- **GPIO\_BIT\_ALL:** GPIO pin[0:15],
- Combination of the effective bits.

**Description:**

This function will enable GPIO pin specified function.

**Return:**

**None**

#### 9.2.3.14      **GPIO\_DisableFuncReg**

Disable specified GPIO function.

**Prototype:**

```
void  
GPIO_DisableFuncReg(GPIO_Port GPIO_x,  
                      uint16_t FuncReg_x,  
                      uint16_t Bit_x)
```

**Parameters:**

**GPIO\_x**: Select GPIO port, which can be set as:

- **GPIO\_PA**: GPIO port A.
- **GPIO\_PB**: GPIO port B.
- **GPIO\_PC**: GPIO port C.
- **GPIO\_PD**: GPIO port D.
- **GPIO\_PE**: GPIO port E.
- **GPIO\_PF**: GPIO port F.
- **GPIO\_PG**: GPIO port G.
- **GPIO\_PJ**: GPIO port J.
- **GPIO\_PK**: GPIO port K.
- **GPIO\_PL**: GPIO port L.
- **GPIO\_PM**: GPIO port M.
- **GPIO\_PN**: GPIO port N.

**FuncReg\_x**: The number of GPIO function register, which can be set as:

- **GPIO\_FUNC\_REG\_1** for GPIO function register 1,
- **GPIO\_FUNC\_REG\_2** for GPIO function register 2,
- **GPIO\_FUNC\_REG\_3** for GPIO function register 3,
- **GPIO\_FUNC\_REG\_4** for GPIO function register 4,
- **GPIO\_FUNC\_REG\_5** for GPIO function register 5,

**Bit\_x**: Select GPIO pin, which can be set as:

- **GPIO\_BIT\_0**: GPIO pin 0,
- **GPIO\_BIT\_1**: GPIO pin 1,
- **GPIO\_BIT\_2**: GPIO pin 2,
- **GPIO\_BIT\_3**: GPIO pin 3,
- **GPIO\_BIT\_4**: GPIO pin 4,
- **GPIO\_BIT\_5**: GPIO pin 5,
- **GPIO\_BIT\_6**: GPIO pin 6,
- **GPIO\_BIT\_7**: GPIO pin 7,
- **GPIO\_BIT\_8**: GPIO pin 8,
- **GPIO\_BIT\_9**: GPIO pin 9,
- **GPIO\_BIT\_10**: GPIO pin 10,
- **GPIO\_BIT\_11**: GPIO pin 11,
- **GPIO\_BIT\_12**: GPIO pin 12,
- **GPIO\_BIT\_13**: GPIO pin 13,
- **GPIO\_BIT\_14**: GPIO pin 14,
- **GPIO\_BIT\_15**: GPIO pin 15,
- **GPIO\_BIT\_ALL**: GPIO pin[0:15],
- Combination of the effective bits.

**Description:**

This function will disable GPIO pin specified function.

**Return:**

**None**

## 9.2.4 Data Structure Description

### 9.2.4.1 GPIO\_InitTypeDef

**Data Fields:**

uint16\_t

**IOMode** Set specified GPIO Pin as input port or output port, which can be set as:

- **GPIO\_INPUT:** Set GPIO pin as input port
- **GPIO\_OUTPUT:** Set GPIO pin as output port
- **GPIO\_IO\_MODE\_NONE:** Don't change GPIO pin I/O mode.

uint16\_t

**PullUp** Enable or disable specified GPIO Pin pull-up function, which can be set as:

- **GPIO\_PULLUP\_ENABLE :** Enable specified GPIO pin pull-up function.
- **GPIO\_PULLUP\_DISABLE:** Disable specified GPIO pin pull-up function.
- **GPIO\_PULLUP\_NONE:** Don't have pull-up function or needn't change.

uint16\_t

**OpenDrain** Set specified GPIO Pin as open drain port or CMOS port, which can be set as:

- **GPIO\_OPEN\_DRAIN\_ENABLE:** Set specified GPIO pin as open drain port.
- **GPIO\_OPEN\_DRAIN\_DISABLE:** Set specified GPIO pin as CMOS port.
- **GPIO\_OPEN\_DRAIN\_NONE:** Don't have open-drain function or needn't change.

uint16\_t

**PullDown** Enable or disable specified GPIO Pin pull-down function, which can be set as:

- **GPIO\_PULLDOWN\_ENABLE:** Enable specified GPIO pin pull-down function.
- **GPIO\_PULLDOWN\_DISABLE:** Disable specified GPIO pin pull-down function.
- **GPIO\_PULLDOWN\_NONE:** Don't have pull-down function or needn't change.

### 9.2.4.2 GPIO\_RegTypeDef

**Data Fields:**

uint16\_t

**PinDATA** Port x data register, port data read and write by this variable.

uint16\_t

**PinCR** Port x output control register.

- "0": output disable.
- "1": output enable.

uint16\_t

**PinFR[FRMAX]** Function setting register. You will be able to use the functions assigned by setting "1"

uint16\_t

**PinOD** Port x open drain control register.

- "0": CMOS
- "1": Open Drain

uint16\_t

**PinPUP** Port x pull-up control register:

- "0": Pull-up disable.
- "1": Pull-up enable.

uint16\_t

**PinPDN** Port x pull-down control register :

- "0": Pull-down disable.
- "1": Pull-down enable.

uint16\_t

**PinPIE** Port x input control register:

- "0": Input disable.
- "1": Input enable.

#### 9.2.4.3 TSB\_Port\_TypeDef

**Data Fields:**

\_\_IO uint32\_t

**DATA** The "DATA" can be read and written

\_\_IO uint32\_t

**PinCR** The "CR" can be read and written.

\_\_IO uint32\_t

**PinFR[FRMAX]** The "FR[FRMAX]" can be read and written

uint32\_t

**RESERVED0[RESER]** Reserved

\_\_IO uint32\_t

**PinOD** The "OD" can be read and written

\_\_IO uint32\_t

**PinPUP** The "PUP" can be read and written

\_\_IO uint32\_t

**PinPDN** The "PDN" can be read and written:

uint32\_t

**RESERVED1[RESER]** Reserved

`__IO uint32_t`

**PinPIE** Port x input control register:

## 10. I2C

### 10.1 Overview

The TMPM462x contains I2C Bus Interface with 5 channels (I2C0~4).

The I2C bus is connected to external devices via SCL and SDA, and it can communicate with multiple devices.

Data can be transferred in free data format by the I2C channels. In free data format, data is always sent by master-transmitter and received by slave-receiver.

The I2C driver APIs provide a set of functions to configure each channel such as setting self-address of the I2C channel, the clock division, the generation of ACK clock and to control the data transfer such as sending start condition or stop condition to I2C bus, data transmission or reception, and to indicate the status of each channel such as returning the state or the mode of each I2C channel.

All driver APIs are contained in /Libraries/TX04\_Periph\_Driver/src/tmpm462\_i2c.c, with /Libraries/TX04\_Periph\_Driver/inc/tmpm462\_i2c.h containing the macros, data types, structures and API definitions for use by applications.

### 10.2 API Functions

#### 10.2.1 Function List

- ◆ void I2C\_SetACK(TSB\_I2C\_TypeDef\* *I2Cx*, FunctionalState *NewState*);
- ◆ void I2C\_Init(TSB\_I2C\_TypeDef\* *I2Cx*, I2C\_InitTypeDef\* *InitI2CStruct*);
- ◆ void I2C\_SetBitNum(TSB\_I2C\_TypeDef\* *I2Cx*, uint32\_t *I2CBitNum*);
- ◆ void I2C\_SWReset(TSB\_I2C\_TypeDef\* *I2Cx*);
- ◆ void I2C\_ClearINTReq(TSB\_I2C\_TypeDef\* *I2Cx*);
- ◆ void I2C\_GenerateStart(TSB\_I2C\_TypeDef\* *I2Cx*);
- ◆ void I2C\_GenerateStop(TSB\_I2C\_TypeDef\* *I2Cx*);
- ◆ I2C\_State I2C\_GetState(TSB\_I2C\_TypeDef\* *I2Cx*);
- ◆ void I2C\_SetSendData(TSB\_I2C\_TypeDef\* *I2Cx*, uint32\_t *Data*);
- ◆ uint32\_t I2C\_GetReceiveData(TSB\_I2C\_TypeDef\* *I2Cx*);
- ◆ void I2C\_SetFreeDataMode(TSB\_I2C\_TypeDef\* *I2Cx*, FunctionalState *NewState*);
- ◆ FunctionalState I2C\_GetSlaveAddrMatchState(TSB\_I2C\_TypeDef \* *I2Cx*);
- ◆ void I2C\_SetPrescalerClock(TSB\_I2C\_TypeDef \* *I2Cx*, uint32\_t *PrescalerClock*);
- ◆ void I2C\_SetINTReq(TSB\_I2C\_TypeDef \* *I2Cx*, FunctionalState *NewState*);
- ◆ FunctionalState I2C\_GetINTStatus(TSB\_I2C\_TypeDef \* *I2Cx*);
- ◆ void I2C\_ClearINTOutput(TSB\_I2C\_TypeDef \* *I2Cx*);

#### 10.2.2 Detailed Description

Functions listed above can be divided into four parts:

- 1) Configure and control the common functions of each I2C channel are handled by I2C\_SetACK(), I2C\_SetBitNum(), I2C\_SetPrescalerClock() and I2C\_Init().

- 2) Transfer control of each I2C channel is handled by I2C\_ClearINTReq(),  
I2C\_Generatestart(), I2C\_Generatestop(), I2C\_SetSendData(),  
I2C\_GetReceiveData(), I2C\_SetINTReq(), I2C\_ClearINTOutput().
- 3) The status indication of each I2C channel is handled by  
I2C\_GetState(), I2C\_GetSlaveAddrMatchState() and I2C\_GetINTStatus().
- 4) I2C\_SWReset() and I2C\_SetFreeDataMode() handle other specified functions.

### 10.2.3 Function Documentation

\*Note: in all of the following APIs, parameter “TSB\_I2C\_TypeDef\* **I2Cx**” can be one of the following values:

**TSB\_I2C0, TSB\_I2C1, TSB\_I2C2, TSB\_I2C3, TSB\_I2C4**

#### 10.2.3.1      **I2C\_SetACK**

Enable or disable the generation of ACK clock.

**Prototype:**

```
void  
I2C_SetACK(TSB_I2C_TypeDef* I2Cx,  
                 FunctionalState NewState)
```

**Parameters:**

**I2Cx** is the specified I2C channel.

**NewState** sets the generation of ACK clock, which can be:

- **ENABLE** for generating of ACK clock
- **DISABLE** for no ACK clock

**Description:**

The function specifies the generation of ACK clock on I2C bus. The ACK clock will be generated if **NewState** is **ENABLE**. And the ACK clock will be not generated if **NewState** is **DISABLE**.

**Return:**

None

#### 10.2.3.2      **I2C\_Init**

Initialize the specified I2C channel in I2C mode.

**Prototype:**

```
void  
I2C_Init(TSB_I2C_TypeDef* I2Cx,  
                 I2C_InitTypeDef* InitI2CStruct)
```

**Parameters:**

**I2Cx** is the specified I2C channel.

**InitI2CStruct** is the structure containing I2C configuration (refer to Data Structure Description for details).

**Description:**

This function will initialize and configure the self-address, bit length of transfer data, clock division, the generation of ACK clock and the operation mode of I2C transfer for the specified I2C channel selected by **I2Cx**.

**Return:**

None

### 10.2.3.3 I2C\_SetBitNum

Specify the number of bits per transfer.

**Prototype:**

```
void  
I2C_SetBitNum(TSB_I2C_TypeDef* I2Cx,  
               uint32_t I2CBitNum)
```

**Parameters:**

**I2Cx** is the specified I2C channel.

**I2CBitNum** specifies the number of bits per transfer, max. 8.

This parameter can be one of the following values:

- **I2C\_DATA\_LEN\_8**, which means that the data length number of bits per transfer is 8;
- **I2C\_DATA\_LEN\_1**, which means that the data length number of bits per transfer is 1;
- **I2C\_DATA\_LEN\_2**, which means that the data length number of bits per transfer is 2;
- **I2C\_DATA\_LEN\_3**, which means that the data length number of bits per transfer is 3;
- **I2C\_DATA\_LEN\_4**, which means that the data length number of bits per transfer is 4;
- **I2C\_DATA\_LEN\_5**, which means that the data length number of bits per transfer is 5;
- **I2C\_DATA\_LEN\_6**, which means that the data length number of bits per transfer is 6;
- **I2C\_DATA\_LEN\_7**, which means that the data length number of bits per transfer is 7.

**Description:**

The number of bits to be transferred each transaction can be changed by this function.

**Return:**

None

**10.2.3.4 I2C\_SWReset**

Reset the state of the specified I2C channel.

**Prototype:**

void

I2C\_SWReset(TSB\_I2C\_TypeDef\* *I2Cx*)

**Parameters:**

*I2Cx* is the specified I2C channel.

**Description:**

This function will generate a reset signal that initializes the serial bus interface circuit. After a reset, all control registers and status flags are initialized to their reset values.

**Return:**

None

**10.2.3.5 I2C\_ClearINTReq**

Clear I2C interrupt request in I2C bus mode.

**Prototype:**

void

I2C\_ClearINTReq(TSB\_I2C\_TypeDef\* *I2Cx*)

**Parameters:**

*I2Cx* is the specified I2C channel.

**Description:**

This function will clear the I2C interrupt, which has occurred, of the specified I2C channel.

**Return:**

None

**10.2.3.6 I2C\_GenerateStart**

Set I2C bus to Master mode and Generate start condition in I2C mode.

**Prototype:**

void

I2C\_GenerateStart(TSB\_I2C\_TypeDef\* *I2Cx*)

**Parameters:**

*I2Cx* is the specified I2C channel.

**Description:**

The function will set I2C bus to Master mode and send start condition on I2C bus.

**Return:**

None

**10.2.3.7 I2C\_GenerateStop**

Set I2C bus to Master mode and Generate stop condition in I2C mode.

**Prototype:**

void

I2C\_GenerateStop(TSB\_I2C\_TypeDef\* *I2Cx*)

**Parameters:**

*I2Cx* is the specified I2C channel.

**Description:**

The function will set I2C bus to Master mode and send stop condition on I2C bus.

**Return:**

None

### 10.2.3.8 I2C\_GetState

Get the I2C channel state in I2C bus mode.

**Prototype:**

I2C\_State

I2C\_GetState(TSB\_I2C\_TypeDef\* **I2Cx**)

**Parameters:**

**I2Cx** is the specified I2C channel.

**Description:**

This function can return the state of the I2C channel while it is working in I2C bus mode. Call the function in ISR of I2C interrupt, and adopt different process according to different return.

**Return:**

The state value of the I2C channel in I2C bus.

### 10.2.3.9 I2C\_SetSendData

Set data to be sent and start transmitting from the specified I2C channel.

**Prototype:**

void

I2C\_SetSendData(TSB\_I2C\_TypeDef\* **I2Cx**,  
                  uint32\_t **Data**)

**Parameters:**

**I2Cx** is the specified I2C channel.

**Data** is a byte-data to be sent. The maximum value is 0xFF.

**Description:**

This function will set the data to be sent from the specified I2C channel selected by **I2Cx**. It is appropriate to call the function after the transmission of the start condition, which can be done by **I2C\_Generatestart()**, or the reception of an ACK (usually causes an I2C interrupt), to send further data required by receiver.

**Return:**

None

### 10.2.3.10 I2C\_GetReceiveData

Get data received from the specified I2C channel.

**Prototype:**

uint32\_t

I2C\_GetReceiveData(TSB\_I2C\_TypeDef\* *I2Cx*)

**Parameters:**

*I2Cx* is the specified I2C channel.

**Description:**

This function will set the data to be sent from the specified I2C channel selected by *I2Cx*. It is appropriate to call the function after the transmission of the start condition, which can be done by **I2C\_Generatestart()**, or the reception of an ACK (usually causes an I2C interrupt), to send further data required by receiver.

**Return:**

Data which has been received

### 10.2.3.11 I2C\_SetFreeDataMode

Set I2C channel working in I2C free data mode.

**Prototype:**

void

I2C\_SetFreeDataMode(TSB\_I2C\_TypeDef\* *I2Cx*,  
FunctionalState **NewState**)

**Parameters:**

*I2Cx* is the specified I2C channel.

**NewState** specifies the state of the I2C when system is idle mode, which can be

- **ENABLE:** enables the I2C channel.
- **DISABLE:** disables the I2C channel.

**Description:**

The specified I2C channel can transfer data in free data format by calling this function. In free data format, master device always transmits data while slave device always receives data. If the I2C is needed to shift to transfer data in normal I2C format, call **I2C\_Init()**.

**Return:**

None

### 10.2.3.12 I2C\_GetSlaveAddrMatchState

Get slave address match detection state.

**Prototype:**

FunctionalState

I2C\_ GetSlaveAddrMatchState(TSB\_I2C\_TypeDef\* *I2Cx*)

**Parameters:**

*I2Cx* is the specified I2C channel.

**Description:**

Get slave address match detection state.

**Return:**

The state of match detection

**ENABLE:** Slave address is matched.

**DISABLE:** Slave address is unmatched.

### 10.2.3.13 I2C\_SetPrescalerClock

Set prescaler clock of the specified I2C channel.

**Prototype:**

void

I2C\_SetPrescalerClock(TSB\_I2C\_TypeDef\* *I2Cx*,  
                          uint32\_t *PrescalerClock*)

**Parameters:**

*I2Cx* is the specified I2C channel.

*PrescalerClock* is the prescaler clock value.

This parameter can be one of the following values:

- I2C\_PRESCALER\_DIV\_1 to I2C\_PRESCALER\_DIV\_32

**Description:**

This function will set prescaler clock of the specified I2C channel,

The system clock(fsys) is divided according to *PrescalerClock* as the prescaler clock(fprsck), and the prescaler clock is further divided by *I2CClkDiv* (refer to

Data Structure Description for details).and used as the serial clock for I2C transfer,

Make sure the prescaler clock in the range between 50ns and 150ns.

**Return:**

None

#### **10.2.3.14    I2C\_SetINTReq**

Enable or disable interrupt request of the I2C channel.

**Prototype:**

```
void  
I2C_SetINTReq(TSB_I2C_TypeDef* I2Cx,  
                                    FunctionalState NewState)
```

**Parameters:**

*I2Cx* is the specified I2C channel.

**NewState:** Specify I2C interrupt setting

This parameter can be one of the following values:

- **ENABLE** :     Enable I2C interrupt
- **DISABLE** :    Disable I2C interrupt

**Description:**

This function will enable or disable I2C interrupt request.

**Return:**

None

#### **10.2.3.15    I2C\_GetINTStatus**

Get interrupt generation state.

**Prototype:**

```
FunctionalState  
I2C_GetINTStatus(TSB_I2C_TypeDef* I2Cx)
```

**Parameters:**

*I2Cx* is the specified I2C channel.

**Description:**

This function will get the state of I2C interrupt generation.

**Return:**

The state of interrupt generation

**ENABLE**: I2C interrupt has been generated

**DISABLE**: I2C has not interrupt

### 10.2.3.16 I2C\_ClearINTReq

Clear the I2C interrupt output.

**Prototype:**

void

I2C\_ClearINTOutput(TSB\_I2C\_TypeDef\* **I2Cx**)

**Parameters:**

**I2Cx** is the specified I2C channel.

**Description:**

This function will clear the I2C interrupt output, which has occurred, of the specified I2C channel.

**Return:**

None

## 10.2.4 Data Structure Description

### 10.2.4.1 I2C\_InitTypeDef

**Data Fields:**

uint32\_t

**I2CSelfAddr** specifies self-address of the I2C channel in I2C mode, the last bit of which can not be 1 and max. 0xFE.

uint32\_t

**I2CDataLen** Specify data length of the I2C channel in I2C mode, which can be set as:

- **I2C\_DATA\_LEN\_8**, which means that the data length number of bits per transfer is 8;
- **I2C\_DATA\_LEN\_1**, which means that the data length number of bits per transfer is 1;
- **I2C\_DATA\_LEN\_2**, which means that the data length number of bits per transfer is 2;

- **I2C\_DATA\_LEN\_3**, which means that the data length number of bits per transfer is 3;
- **I2C\_DATA\_LEN\_4**, which means that the data length number of bits per transfer is 4;
- **I2C\_DATA\_LEN\_5**, which means that the data length number of bits per transfer is 5;
- **I2C\_DATA\_LEN\_6**, which means that the data length number of bits per transfer is 6;
- **I2C\_DATA\_LEN\_7**, which means that the data length number of bits per transfer is 7.

uint32\_t

**I2CClkDiv** specifies the division of the prescaler clock for I2C transfer, which can be set as:

- **I2C\_SCK\_CLK\_DIV\_20**, which means that the frequency of the serial clock for I2C transfer is quotient of fprsck divided by 20;
- **I2C\_SCK\_CLK\_DIV\_24**, which means that the frequency of the serial clock for I2C transfer is quotient of fprsck divided by 24;
- **I2C\_SCK\_CLK\_DIV\_32**, which means that the frequency of the serial clock for I2C transfer is quotient of fprsck divided by 32;
- **I2C\_SCK\_CLK\_DIV\_48**, which means that the frequency of the serial clock for I2C transfer is quotient of fprsck divided by 48;
- **I2C\_SCK\_CLK\_DIV\_80**, which means that the frequency of the serial clock for I2C transfer is quotient of fprsck divided by 80;
- **I2C\_SCK\_CLK\_DIV\_144**, which means that the frequency of the serial clock for I2C transfer is quotient of fprsck divided by 144;
- **I2C\_SCK\_CLK\_DIV\_272**, which means that the frequency of the serial clock for I2C transfer is quotient of fprsck divided by 272;
- **I2C\_SCK\_CLK\_DIV\_528**, which means that the frequency of the serial clock for I2C transfer is quotient of fprsck divided by 528;

uint32\_t

**PrescalerClkDiv** specifies the division of the system clock for generating the fprsck, which can be set as:

- **I2C\_PRESCALER\_DIV\_1**, which means that the frequency of the prescaler clock is quotient of fsys divided by 1
- **I2C\_PRESCALER\_DIV\_2**, which means that the frequency of the prescaler clock is quotient of fsys divided by 2
- **I2C\_PRESCALER\_DIV\_3**, which means that the frequency of the prescaler clock is quotient of fsys divided by 3
- **I2C\_PRESCALER\_DIV\_4**, which means that the frequency of the prescaler clock is quotient of fsys divided by 4
- **I2C\_PRESCALER\_DIV\_5**, which means that the frequency of the prescaler clock is quotient of fsys divided by 5
- **I2C\_PRESCALER\_DIV\_6**, which means that the frequency of the prescaler clock is quotient of fsys divided by 6
- **I2C\_PRESCALER\_DIV\_7**, which means that the frequency of the prescaler clock is quotient of fsys divided by 7
- **I2C\_PRESCALER\_DIV\_8**, which means that the frequency of the prescaler clock is quotient of fsys divided by 8
- **I2C\_PRESCALER\_DIV\_9**, which means that the frequency of the prescaler clock is quotient of fsys divided by 9

- **I2C\_PRESCALER\_DIV\_10**, which means that the frequency of the prescaler clock is quotient of fsys divided by 10
- **I2C\_PRESCALER\_DIV\_11**, which means that the frequency of the prescaler clock is quotient of fsys divided by 11
- **I2C\_PRESCALER\_DIV\_12**, which means that the frequency of the prescaler clock is quotient of fsys divided by 12
- **I2C\_PRESCALER\_DIV\_13**, which means that the frequency of the prescaler clock is quotient of fsys divided by 13
- **I2C\_PRESCALER\_DIV\_14**, which means that the frequency of the prescaler clock is quotient of fsys divided by 14
- **I2C\_PRESCALER\_DIV\_15**, which means that the frequency of the prescaler clock is quotient of fsys divided by 15
- **I2C\_PRESCALER\_DIV\_16**, which means that the frequency of the prescaler clock is quotient of fsys divided by 16
- **I2C\_PRESCALER\_DIV\_17**, which means that the frequency of the prescaler clock is quotient of fsys divided by 17
- **I2C\_PRESCALER\_DIV\_18**, which means that the frequency of the prescaler clock is quotient of fsys divided by 18
- **I2C\_PRESCALER\_DIV\_19**, which means that the frequency of the prescaler clock is quotient of fsys divided by 19
- **I2C\_PRESCALER\_DIV\_20**, which means that the frequency of the prescaler clock is quotient of fsys divided by 20
- **I2C\_PRESCALER\_DIV\_21**, which means that the frequency of the prescaler clock is quotient of fsys divided by 21
- **I2C\_PRESCALER\_DIV\_22**, which means that the frequency of the prescaler clock is quotient of fsys divided by 22
- **I2C\_PRESCALER\_DIV\_23**, which means that the frequency of the prescaler clock is quotient of fsys divided by 23
- **I2C\_PRESCALER\_DIV\_24**, which means that the frequency of the prescaler clock is quotient of fsys divided by 24
- **I2C\_PRESCALER\_DIV\_25**, which means that the frequency of the prescaler clock is quotient of fsys divided by 25
- **I2C\_PRESCALER\_DIV\_26**, which means that the frequency of the prescaler clock is quotient of fsys divided by 26
- **I2C\_PRESCALER\_DIV\_27**, which means that the frequency of the prescaler clock is quotient of fsys divided by 27
- **I2C\_PRESCALER\_DIV\_28**, which means that the frequency of the prescaler clock is quotient of fsys divided by 28
- **I2C\_PRESCALER\_DIV\_29**, which means that the frequency of the prescaler clock is quotient of fsys divided by 29
- **I2C\_PRESCALER\_DIV\_30**, which means that the frequency of the prescaler clock is quotient of fsys divided by 30
- **I2C\_PRESCALER\_DIV\_31**, which means that the frequency of the prescaler clock is quotient of fsys divided by 31
- **I2C\_PRESCALER\_DIV\_32**, which means that the frequency of the prescaler clock is quotient of fsys divided by 32

\***Note:** Make sure the prescaler clock in the range between 50ns and 150ns.

## FunctionalState

**I2CACKState** Enable or disable the generation of ACK clock, which can be one of the following values:

- **ENABLE**: enables the generation of ACK clock.
- **DISABLE**: disables the generation of ACK clock.

#### 10.2.4.2 I2C\_State

**Data Fields:**

uint32\_t

**All** specifies state data in I2C mode

**Bit Fields:**

uint32\_t

**LastRxBit** specifies last received bit monitor.

uint32\_t

**GeneralCall** specifies general call detected monitor.

uint32\_t

**SlaveAddrMatch** specifies slave address match monitor.

uint32\_t

**ArbitrationLost** specifies arbitration last detected monitor.

uint32\_t

**INTReq** specifies Interrupt request monitor.

uint32\_t

**BusState** specifies bus busy flag.

uint32\_t

**TRx** specifies transfer or Receive selection monitor.

uint32\_t

**MasterSlave** specifies master or slave selection monitor.

## **11. IGBT**

## 11.1 Overview

TMPM462x contains 2 channels multi-purpose timer (MPT). MPT can operate in IGBT mode.

There are the following functions in IGBT mode,

- 1) 16-bit programmable square-wave output mode (PPG, two waves),
  - 2) External trigger starting,
  - 3) Period matching detection function,
  - 4) Emergency stop function
  - 5) Synchronous start mode

The IGBT driver APIs provide a set of functions to control IGBT module, including setting start mode, operation mode, counter state, source clock division, initial output level, trigger/EMG noise elimination division, changing output active/inactive timing, output wave period, EMG output and so on.

All driver APIs are contained in /Libraries/TX04\_Periph\_Driver/src/tmpm462\_igbt.c, with /Libraries/TX04\_Periph\_Driver/inc/tmpm462\_igbt.h containing the macros, data types, structures and API definitions for use by applications.

## 11.2 API Functions

### 11.2.1 Function List



## 11.2.2 Detailed Description

Functions listed above can be divided into five parts:

- 
- 1) Initialize and configure the common functions of each IGBT channel are handled by IGBT\_Enable(), IGBT\_Disable() and IGBT\_Init().
  - 2) The counter state and control of each IGBT channel are handled by IGBT\_SetClkInCoreHalt(), IGBT\_SetSWRunState(), IGBT\_Recount() and IGBT\_GetCntState().
  - 3) Changing Operation parameters and getting captured value of each IGBT channel are handled by IGBT\_GetCaptureValue(), IGBT\_ChangeOutputActiveTiming(), IGBT\_ChangeOutputInactiveTiming() and IGBT\_ChangePeriod().
  - 4) Getting and cancel the EMG protection state is handled by IGBT\_GetEMGState () and IGBT\_CancelEMGState().
  - 5) Change the Trigger value counter and clear synchronous slave channel up counter are handled by IGBT\_ChangeTrgValue() and IGBT\_CISynSlaveChCounter().

### 11.2.3 Function Documentation

\*Note: in all of the following APIs, parameter “TSB\_MT\_TypeDef\* **IGBTx**” can be one of the following values:

**IGBT0** and **IGBT1**.

#### 11.2.3.1 IGBT\_Enable

Enable the specified MPT channel in IGBT mode.

**Prototype:**

void

IGBT\_Enable(TSB\_MT\_TypeDef\* **IGBTx**)

**Parameters:**

**IGBTx** is the specified MPT channel in IGBT mode.

**Description:**

This function will enable the specified MPT channel selected by **IGBTx**. After calling this API, the MPT operates in IGBT mode and the specified channel should be initialized and configured by **IGBT\_Init()**.

**Return:**

None

#### 11.2.3.2 IGBT\_Disable

Disable the specified MPT channel operating in IGBT mode.

**Prototype:**

void

IGBT\_Disable(TSB\_MT\_TypeDef\* **IGBTx**)

**Parameters:**

*IGBTx* is the specified MPT channel in IGBT mode.

**Description:**

This function will disable the specified MPT channel selected by *IGBTx*.

**Return:**

None

### 11.2.3.3 IGBT\_SetClkInCoreHalt

Set the clock stop or not in Core Halt when the specified MPT channel operates in IGBT mode.

**Prototype:**

void

```
IGBT_SetClkInCoreHalt(TSB_MT_TypeDef* IGBTx,  
                      uint8_t ClikState)
```

**Parameters:**

*IGBTx* is the specified MPT channel in IGBT mode.

*ClikState* specify the control in Core Halt during debug mode, which can be one of the values below:

- **IGBT\_RUNNING\_IN\_CORE\_HALT**, clock does not stop and outputs are not controlled,
- **IGBT\_STOP\_IN\_CORE\_HALT**, clock stops and output are controlled in accordance with configuration.

**Description:**

In Core Halt during debug mode, the clock of IGBT mode can stop or keep running, which depends on *ClikState*. It's highly recommended to select **IGBT\_STOP\_IN\_CORE\_HALT** as *ClikState*.

**Return:**

None

### 11.2.3.4 IGBT\_SetSWRunState

Start or stop the counter in IGBT mode by software command.

**Prototype:**

```
void  
IGBT_SetSWRunState(TSB_MT_TypeDef* IGBTx,  
                     uint8_t Cmd)
```

**Parameters:**

**IGBTx** is the specified MPT channel in IGBT mode.

**Cmd** is the command of controlling the counter, which can be one of the values below,

- **IGBT\_RUN**, the command of starting the counter,
- **IGBT\_STOP**, the command of stopping the counter.

**Description:**

This function can start or stop the counter by software.

**Return:**

None

**\*Note:**

- 1) The actual timing of counter starting or stopping depends on the configuration of IGBT mode. If **IGBT\_CMD\_START** or **IGBT\_CMD\_START\_NO\_START\_INT** is selected as **StartMode** (refer to Data Structure Description for details), this API can fully control the counter. If **StartMode** is set as other values, trigger can also control the counter.
- 2) If **IGBT\_FALLING\_TRG\_START** or **IGBT\_RISING\_TRG\_START** is selected as **StartMode** (refer to Data Structure Description for details), after the initialization and configuration is complete, the software start command, **IGBT\_SetSWRunState(IGBTx, IGBT\_RUN)**, must be issued before the start trigger. Then the counter can be started by the trigger.
- 3) When EMG input is low level and EMG interrupt occurs, please use **IGBT\_SetSWRunState(IGBTx, IGBT\_STOP)** to stop the counter.

### 11.2.3.5      **IGBT\_GetCaptureValue**

Get the captured counter value in IGBT mode.

**Prototype:**

```
uint16_t  
IGBT_GetCaptureValue(TSB_MT_TypeDef* IGBTx,  
                     uint8_t CapReg)
```

**Parameters:**

**IGBTx** is the specified MPT channel in IGBT mode.

**CapReg** selects the capture register, which can be one of the values below,

- **IGBT\_CAPTURE\_0**, capture register 0,
- **IGBT\_CAPTURE\_1**, capture register 1.

**Description:**

This function returns the value captured and stored in the specified capture register.

**Return:**

The value captured

**\*Note:**

Only when **IGBT\_CMD\_START** or **IGBT\_CMD\_START\_NO\_START\_INT** is selected as **StartMode** (refer to Data Structure Description for details), the counter value can be captured and be got by calling this function. The timing of the first input edge will be captured and stored in capture register 0. And the timing of the second input edge will be captured and stored in the capture register 1.

### 11.2.3.6      **IGBT\_Init**

Initialize and configure the specified MPT channel in IGBT mode.

**Prototype:**

```
void  
IGBT_Init(TSB_MT_TypeDef* IGBTx,  
          IGBT_InitTypeDef* InitStruct)
```

**Parameters:**

**IGBTx** is the specified MPT channel in IGBT mode.

**InitStruct** is the structure containing IGBT configuration including start mode, operation mode, output in stop state, start trigger acceptance mode, interrupt period, source clock division, initialization of output0/1, noise elimination time division for trigger input and EMG input, active and inactive timing of output0/1, the period of IGBT output wave and EMG function setting (refer to Data Structure Description for details).

**Description:**

After enabling the IGBT mode by calling **IGBT\_Enable()**, this function can be used to initialize and configure the specified MPT channel in IGBT mode.

**Return:**

None

**\*Note:**

The corresponding I/O ports must be set as EMG input pins when MPTs operate in IGBT mode.

Call this function when **IGBT\_CancelEMGState()** returns **SUCCESS** only, otherwise the initialization and configuration will not take effect.

### 11.2.3.7    **IGBT\_Recount**

Clear and restart the counter.

**Prototype:**

void

**IGBT\_Recount(TSB\_MT\_TypeDef\* *IGBTx*)**

**Parameters:**

*IGBTx* is the specified MPT channel in IGBT mode.

**Description:**

While the counter is running, call this function will make counter restart counting from 0.

**Return:**

None

### 11.2.3.8    **IGBT\_ChangeOutputActiveTiming**

Change the active timing of IGBT output 0 or output 1.

**Prototype:**

void

**IGBT\_ChangeOutputActiveTiming(TSB\_MT\_TypeDef\* *IGBTx*,**  
  **uint8\_t *Output*,**  
  **uint16\_t *Timing*)**

**Parameters:**

*IGBTx* is the specified MPT channel in IGBT mode.

*Output* selects the IGBT output port, which can be

- **IGBT\_OUTPUT\_0**, IGBT output port 0,
- **IGBT\_OUTPUT\_1**, IGBT output port 1.

**Timing** specifies the new output active timing. The value must be set between 0 and the output inactive timing.

**Description:**

This function is used to change the active timing of output. But the new active timing will take effect after the counter matches the period value.

**Return:**

None

### 11.2.3.9 IGBT\_ChangeOutputInactiveTiming

Change the inactive timing of IGBT output 0 or output 1.

**Prototype:**

void

```
IGBT_ChangeOutputInactiveTiming(TSB_MT_TypeDef* IGBTx,  
                                uint8_t Output,  
                                uint16_t Timing)
```

**Parameters:**

**IGBTx** is the specified MPT channel in IGBT mode.

**Output** selects the IGBT output port, which can be

- **IGBT\_OUTPUT\_0**, IGBT output port 0,
- **IGBT\_OUTPUT\_1**, IGBT output port 1.

**Timing** specifies the new output inactive timing. The value must be set between the output active timing and the **Period**.

**Description:**

This function is used to change the inactive timing of output. But the new inactive timing will take effect after the counter matches the period value.

**Return:**

None

### 11.2.3.10 IGBT\_ChangePeriod

Change the period of IGBT output.

**Prototype:**

void

```
IGBT_ChangePeriod(TSB_MT_TypeDef* IGBTx,  
                    uint16_t Period)
```

**Parameters:**

**IGBTx** is the specified MPT channel in IGBT mode.

**Period** specifies the new output period. The value must be set between the output inactive timing and 0xFFFF.

**Description:**

This function is used to change the period of output. But the new period will take effect after the counter matches the previous period value.

**Return:**

None

### 11.2.3.11 IGBT\_GetCntState

Get the counter state.

**Prototype:**

WorkState

```
IGBT_GetCntState(TSB_MT_TypeDef* IGBTx)
```

**Parameters:**

**IGBTx** is the specified MPT channel in IGBT mode.

**Description:**

This function is used to get the counter state.

**Return:**

The counter state, which can be:

**BUSY**, the counter is running.

**DONE**, the counter stops.

### 11.2.3.12 IGBT\_CancelEMGState

Cancel the EMG state of IGBT.

**Prototype:**

Result

IGBT\_CancelEMGState(TSB\_MT\_TypeDef\* *IGBTx*)

**Parameters:**

*IGBTx* is the specified MPT channel in IGBT mode.

**Description:**

This function is used to cancel the EMG state of IGBT. Before canceling the EMG state, call **IGBT\_GetCntState()** to check the state of the counter and make sure that the EMG input level is H.

If the counter is running (**IGBT\_GetCntState()**) returns **BUSY** or the EMG input is driven to L, it returns **ERROR** and the EMG state is not cancelled.

If the counter stops (**IGBT\_GetCntState()**) returns **DONE** and the EMG input is driven to H, it cancels the EMG state and returns **SUCCESS**.

**Return:**

The result of EMG state canceling, which can be

**SUCCESS**, EMG state of IGBT is cancelled.

**ERROR**, EMG state of IGBT is not cancelled.

### 11.2.3.13 IGBT\_GetEMGState

Get the EMG state of IGBT.

**Prototype:**

IGBT\_EMGStateTypeDef

IGBT\_GetEMGState(TSB\_MT\_TypeDef \* *IGBTx*)

**Parameters:**

*IGBTx* is the specified MPT channel in IGBT mode.

**Description:**

This function is used to get the EMG state of IGBT, which includes EMG input pin status after noise elimination and EMG protection status.

**Return:**

The EMG status enumeration structure **IGBT\_EMGStateTypeDef** of EMG state (refer to Data Structure Description for details).

### 11.2.3.14 IGBT\_ChangeTrgValue

Change the Trigger value of IGBT output.

**Prototype:**

void

IGBT\_ChangeTrgValue(TSB\_MT\_TypeDef\* *IGBTx*, uint16\_t *uTrgCnt*)

**Parameters:**

*IGBTx* is the specified MPT channel in IGBT mode.

*uTrgCnt* is the new IGBT up-counter.

**Description:**

Change the Trigger value of IGBT output.

**Return:**

None

### 11.2.3.15 IGBT\_CISynSlaveChCounter

Clear synchronous counter clear, configure slave channels

**Prototype:**

void

IGBT\_CISynSlaveChCounter(TSB\_MT\_TypeDef \* *IGBTx*)

**Parameters:**

*IGBTx* is the specified MPT channel in IGBT mode.

**Description:**

Clear synchronous counter, configure of slave channels

**Return:**

None

## 11.2.4 Data Structure Description

### 11.2.4.1 IGBT\_InitTypeDef

**Data Fields:**

uint8\_t

**StartMode** selects start mode of counter, which could be

- **IGBT\_CMD\_START**, counter is controlled by software command and the timing of input edge can be captured.
- **IGBT\_CMD\_START\_NO\_START\_INT**, counter is controlled by software command and the timing of input edge can be captured. No interrupt occurs when counter starts.

- **IGBT\_CMD\_FALLING\_TRG\_START**. There are 2 ways to start the counter. One is to issue the software start command during the trigger driven to low level. The other is a falling edge input to the trigger after the software start command is issued.
- **IGBT\_CMD\_FALLING\_TRG\_START\_NO\_START\_INT**, the ways to start the counter is same as **IGBT\_CMD\_FALLING\_TRG\_START**, but no interrupt occurs when counter is started by software command.
- **IGBT\_CMD\_RISING\_TRG\_START**, There are 2 ways to start the counter. One is to issue the software start command during the trigger driven to high level. The other is a rising edge input to the trigger after the software start command is issued.
- **IGBT\_CMD\_RISING\_TRG\_START\_NO\_START\_INT**, the ways to start the counter is same as **IGBT\_CMD\_RISING\_TRG\_START**, but no interrupt occurs when counter is started by software command.
- **IGBT\_FALLING\_TRG\_START**, only falling trigger edge can start the counter. On the other hand a rising trigger edge can stop the counter (\*See Note).
- **IGBT\_RISING\_TRG\_START**, only rising trigger edge can start the counter. On the other hand a falling trigger edge can stop the counter (\*See Note).
- **IGBT\_SYNNSLAVE\_CHNL\_START**, Synchronous start (sets only slave channels (\*See Note)).

uint8\_t

**OperationMode** selects IGBT operation mode, which can be set as:

- **IGBT\_CONTINUOUS\_OUTPUT**, IGBT operates in continuous output mode.
- **IGBT\_ONE\_TIME\_OUTPUT**, IGBT operates in one-time output mode.

uint8\_t

**CntStopState** specifies the output state when counter stops, which can be set as:

- **IGBT\_OUTPUT\_INACTIVE**, IGBT outputs inactive level.
- **IGBT\_OUTPUT\_MAINTAINED**, IGBT outputs do not change.
- **IGBT\_OUTPUT\_NORMAL**, counter does not stop until the end of the period, except a stop trigger, and outputs shift to inactive level when the counter stops.

FunctionalState

**ActiveAcceptTrg** selects whether the start trigger is accepted when output is active level. This parameter can be set as:

- **ENABLE**, trigger will always be accepted.
- **DISABLE**, trigger will be ignored during active output.

uint8\_t

**INTPeriod** specifies the interrupt occurrence period, which can be set as:

- **IGBT\_INT\_PERIOD\_1**, interrupt occurs every one IGBT output period.
- **IGBT\_INT\_PERIOD\_2**, interrupt occurs every two IGBT output periods.
- **IGBT\_INT\_PERIOD\_4**, interrupt occurs every four IGBT output periods.

uint8\_t

**ClkDiv** selects the division of IGBT source clock, which can be set as:

- **IGBT\_CLK\_DIV\_1**, the frequency of IGBT source clock equals to  $\varphi T_0$ .
- **IGBT\_CLK\_DIV\_2**, the frequency of IGBT source clock is quotient of  $\varphi T_0$  divided by 2.
- **IGBT\_CLK\_DIV\_4**, the frequency of IGBT source clock is quotient of  $\varphi T_0$  divided by 4.
- **IGBT\_CLK\_DIV\_8**, the frequency of IGBT source clock is quotient of  $\varphi T_0$  divided by 8.

uint8\_t

**Output0Init**, initialize the IGBT output 0, which can be set as:

- **IGBT\_OUTPUT\_DISABLE**, disable IGBT output.
- **IGBT\_OUTPUT\_HIGH\_ACTIVE**, initial output is low level and high level is the active output.
- **IGBT\_OUTPUT\_LOW\_ACTIVE**, initial output is high level and low level is the active output.

uint8\_t

**Output1Init**, initialize the IGBT output 1, which can be set as:

- **IGBT\_OUTPUT\_DISABLE**, disable IGBT output.
- **IGBT\_OUTPUT\_HIGH\_ACTIVE**, initial output is low level and high level is the active output.
- **IGBT\_OUTPUT\_LOW\_ACTIVE**, initial output is high level and low level is the active output.

uint8\_t

**TrgDenoiseDiv** selects the division of noise elimination time for trigger input in IGBT mode. This parameter can be set as:

- **IGBT\_NO\_DENOISE**, no noise elimination.
- **IGBT\_DENOISE\_DIV\_16**, eliminate pulses shorter than 16 / fsys.
- **IGBT\_DENOISE\_DIV\_32**, eliminate pulses shorter than 32 / fsys.
- **IGBT\_DENOISE\_DIV\_48**, eliminate pulses shorter than 48 / fsys.
- **IGBT\_DENOISE\_DIV\_64**, eliminate pulses shorter than 64 / fsys.
- **IGBT\_DENOISE\_DIV\_80**, eliminate pulses shorter than 80 / fsys.
- **IGBT\_DENOISE\_DIV\_96**, eliminate pulses shorter than 96 / fsys.
- **IGBT\_DENOISE\_DIV\_112**, eliminate pulses shorter than 112 / fsys.
- **IGBT\_DENOISE\_DIV\_128**, eliminate pulses shorter than 128 / fsys.
- **IGBT\_DENOISE\_DIV\_144**, eliminate pulses shorter than 144 / fsys.
- **IGBT\_DENOISE\_DIV\_160**, eliminate pulses shorter than 160 / fsys.
- **IGBT\_DENOISE\_DIV\_176**, eliminate pulses shorter than 176 / fsys.
- **IGBT\_DENOISE\_DIV\_192**, eliminate pulses shorter than 192 / fsys.
- **IGBT\_DENOISE\_DIV\_208**, eliminate pulses shorter than 208 / fsys.
- **IGBT\_DENOISE\_DIV\_224**, eliminate pulses shorter than 224 / fsys.
- **IGBT\_DENOISE\_DIV\_240**, eliminate pulses shorter than 240 / fsys.

uint16\_t

**Output0ActiveTiming** specifies the active timing of output 0. The value must be set between 0 and Output0InactiveTiming.

uint16\_t

**Output0InactiveTiming** specifies the active timing of output 0. The value must be set between Output0ActiveTiming and Period.

uint16\_t

**Output1ActiveTiming** specifies the active timing of output 1. The value must be set between 0 and Output1InactiveTiming.

uint16\_t

**Output1InactiveTiming** specifies the active timing of output 1. The value must be set between Output1ActiveTiming and Period.

uint16\_t

**Period** specifies the IGBT output period, max. 0xFFFF.

uint8\_t

**EMGFunction** specifies the EMG stop function. This parameter can be set as:

- **IGBT\_DISABLE\_EMG**, disable IGBT EMG stop function.
- **IGBT\_EMG\_OUTPUT\_INACTIVE**, IGBT outputs inactive level during EMG state.
- **IGBT\_EMG\_OUTPUT\_HIZ**, IGBT outputs Hi-z during EMG state.

uint8\_t

**EMGDenoiseDiv** selects the division of noise elimination time for EMG input in IGBT mode. This parameter can be set as:

- **IGBT\_NO\_DENOISE**, no noise elimination.
- **IGBT\_DENOISE\_DIV\_16**, eliminate pulses shorter than 16 / fsys.
- **IGBT\_DENOISE\_DIV\_32**, eliminate pulses shorter than 32 / fsys.
- **IGBT\_DENOISE\_DIV\_48**, eliminate pulses shorter than 48 / fsys.
- **IGBT\_DENOISE\_DIV\_64**, eliminate pulses shorter than 64 / fsys.
- **IGBT\_DENOISE\_DIV\_80**, eliminate pulses shorter than 80 / fsys.
- **IGBT\_DENOISE\_DIV\_96**, eliminate pulses shorter than 96 / fsys.
- **IGBT\_DENOISE\_DIV\_112**, eliminate pulses shorter than 112 / fsys.
- **IGBT\_DENOISE\_DIV\_128**, eliminate pulses shorter than 128 / fsys.
- **IGBT\_DENOISE\_DIV\_144**, eliminate pulses shorter than 144 / fsys.
- **IGBT\_DENOISE\_DIV\_160**, eliminate pulses shorter than 160 / fsys.
- **IGBT\_DENOISE\_DIV\_176**, eliminate pulses shorter than 176 / fsys.
- **IGBT\_DENOISE\_DIV\_192**, eliminate pulses shorter than 192 / fsys.
- **IGBT\_DENOISE\_DIV\_208**, eliminate pulses shorter than 208 / fsys.
- **IGBT\_DENOISE\_DIV\_224**, eliminate pulses shorter than 224 / fsys.
- **IGBT\_DENOISE\_DIV\_240**, eliminate pulses shorter than 240 / fsys.

**\*Note:**

To use trigger to start the counter, a software start command must be issued at first.

To use the synchronous start mode, set "11" to MTxIGCR<IGSTA[1:0]> on the slave channels and set other than "11" to the master channel.

#### 11.2.4.2 IGBT\_EMGStateTypeDef

**Data Fields:**

enum

**IGBT\_EMGInputState** indicates the EMG input pin status after noise elimination, which could be

- **IGBT\_EMG\_INPUT\_LOW**, EMG input pin after noise elimination is low.
- **IGBT\_EMG\_INPUT\_HIGH**, EMG input pin after noise elimination is high.

enum

***IGBT\_EMGProtectState*** indicates the EMG protection status, which could be

- **IGBT\_EMG\_NORMAL**, EMG protection status is in normal operation.
- **IGBT\_EMG\_PROTECT**, EMG protection status is during in protection.

## 12. LVD

### 12.1 Overview

TMPM462x has Low voltage detection circuit (LVD). The voltage detection circuit generates a reset signal or an interrupt signal by detecting a decreasing/increasing voltage.

The LVD driver APIs provide a set of functions to enable or disable the LVD function, configure detection voltage and get the detection voltage interrupt status.

All driver APIs are contained in /Libraries/TX04\_Periph\_Driver/src/tmpm462\_lvd.c, with /Libraries/TX04\_Periph\_Driver/inc/tmpm462\_lvd.h containing the macros, data types, structures and API definitions for use by applications.

### 12.2 API Functions

#### 12.2.1 Function List

- ◆ void LVD\_EnableVD1(void)
- ◆ void LVD\_DisableVD1(void)
- ◆ void LVD\_SetVD1Level(uint32\_t **VDLevel**)
- ◆ LVD\_VDStatus LVD\_GetVD1Status(void)
- ◆ void LVD\_EnableVD2(void)
- ◆ void LVD\_DisableVD2(void)
- ◆ void LVD\_SetVD2Level(uint32\_t **VDLevel**)
- ◆ LVD\_VDStatus LVD\_GetVD2Status(void)
- ◆ void LVD\_SetVD1ResetOutput(FunctionalState **NewState**)
- ◆ void LVD\_SetVD1INTOutput(FunctionalState **NewState**)
- ◆ void LVD\_SetVD2ResetOutput(FunctionalState **NewState**)
- ◆ void LVD\_SetVD2INTOutput(FunctionalState **NewState**)

#### 12.2.2 Detailed Description

Functions listed above can be divided into two parts:

- 1) Configure LVD are handled by LVD\_EnableVD1(), LVD\_DisableVD1(),  
LVD\_SetVD1Level(); LVD\_EnableVD2(), LVD\_DisableVD2(), LVD\_SetVD2Level();  
LVD\_SetVD1ResetOutput(), LVD\_SetVD1INTOutput(), LVD\_SetVD2ResetOutput(),  
LVD\_SetVD2INTOutput().
- 2) Get the power supply voltage detection status info by LVD\_GetVD1Status() and  
LVD\_GetVD2Status().

#### 12.2.3 Function Documentation

##### 12.2.3.1 LVD\_EnableVD1

Enable the operation of voltage detection 1.

**Prototype:**

void  
LVD\_EnableVD1(void)

**Parameters:**

None.

**Description:**

This function will enable the voltage detection 1 operation.

**Return:**

None.

### **12.2.3.2 LVD\_DisableVD1**

Disable the operation of voltage detection 1.

**Prototype:**

void  
LVD\_DisableVD1(void)

**Parameters:**

None.

**Description:**

This function will disable the voltage detection 1 operation.

**Return:**

None.

### **12.2.3.3 LVD\_SetVD1Level**

Select the level for detection voltage 1.

**Prototype:**

void  
LVD\_SetVD1Level(uint32\_t *VDLevel*)

**Parameters:**

*VDLevel* is the level of voltage detection 1.

This parameter can be one of the following values:

- **LVD\_VDLVL1\_240**: Voltage detection level is from  $2.40 \pm 0.1V$ .
- **LVD\_VDLVL1\_250**: Voltage detection level is from  $2.50 \pm 0.1V$ .
- **LVD\_VDLVL1\_260**: Voltage detection level is from  $2.60 \pm 0.1V$ .
- **LVD\_VDLVL1\_270**: Voltage detection level is from  $2.70 \pm 0.1V$ .
- **LVD\_VDLVL1\_280**: Voltage detection level is from  $2.80 \pm 0.1V$ .
- **LVD\_VDLVL1\_290**: Voltage detection level is from  $2.90 \pm 0.1V$ .

**Description:**

This function will set the level of voltage detection 1.

**Return:**

None.

#### **12.2.3.4 LVD\_GetVD1Status**

Get voltage detection 1 status.

**Prototype:**

`LVD_VDStatus`

`LVD_GetVD1Status(void)`

**Parameters:**

None.

**Description:**

This function will get voltage detection 1 status.

**Return:**

**`LVD_VDStatus`**: The voltage detection 1 status, which can be one of:

**`LVD_VD_UPPER`**: Power supply voltage is upper than the detection voltage.

**`LVD_VD_LOWER`**: Power supply voltage is lower than the detection voltage.

#### **12.2.3.5 LVD\_EnableVD2**

Enable the operation of voltage detection 2.

**Prototype:**

`void`

`LVD_EnableVD2(void)`

**Parameters:**

None.

**Description:**

This function will enable the voltage detection 2 operation.

**Return:**

None.

### 12.2.3.6 LVD\_DisableVD2

Disable the operation of voltage detection 2.

**Prototype:**

void

LVD\_DisableVD2(void)

**Parameters:**

None.

**Description:**

This function will disable the voltage detection 2 operation.

**Return:**

None.

### 12.2.3.7 LVD\_SetVD2Level

Select the detection voltage 2 level.

**Prototype:**

void

LVD\_SetVD2Level(uint32\_t **VDLevel**)

**Parameters:**

**VDLevel** is the voltage detection 2 level.

This parameter can be one of the following values:

- **LVD\_VDLVL\_280**: Voltage detection level is from  $2.80 \pm 0.1V$ .
- **LVD\_VDLVL\_285**: Voltage detection level is from  $2.85 \pm 0.1V$ .
- **LVD\_VDLVL\_290**: Voltage detection level is from  $2.90 \pm 0.1V$ .

- **LVD\_VDLVL\_295:** Voltage detection level is from  $2.95 \pm 0.1V$ .
- **LVD\_VDLVL\_300:** Voltage detection level is from  $3.00 \pm 0.1V$ .
- **LVD\_VDLVL\_305:** Voltage detection level is from  $3.05 \pm 0.1V$ .
- **LVD\_VDLVL\_310:** Voltage detection level is from  $3.10 \pm 0.1V$ .
- **LVD\_VDLVL\_315:** Voltage detection level is from  $3.15 \pm 0.1V$ .

**Description:**

This function will set the level of voltage detection 2.

**Return:**

None.

### 12.2.3.8      **LVD\_GetVD2Status**

Get voltage detection 2 status.

**Prototype:**

LVD\_VDStatus

LVD\_GetVD2Status(void)

**Parameters:**

None.

**Description:**

This function will get voltage detection 2 status.

**Return:**

**LVD\_VDStatus:** The voltage detection 2 status, which can be one of:

**LVD\_VD\_UPPER:** Power supply voltage is upper than the detection voltage.

**LVD\_VD\_LOWER:** Power supply voltage is lower than the detection voltage.

### 12.2.3.9      **LVD\_SetVD1ResetOutput**

Enable or disable LVD reset output of voltage detection 1.

**Prototype:**

void

LVD\_SetVD1ResetOutput(**FunctionalState NewState**)

**Parameters:**

**NewState:** new state of LVD reset output.

This parameter can be one of the following values:

**ENABLE or DISABLE**

**Description:**

This function enables or disables LVD reset output of voltage detection 1.

**Return:**

None.

### **12.2.3.10 LVD\_SetVD1INTOutput**

Enable or disable LVD interrupt output of voltage detection 1.

**Prototype:**

void

LVD\_SetVD1INTOutput(**FunctionalState NewState**)

**Parameters:**

**NewState:** new state of LVD interrupt output.

This parameter can be one of the following values:

**ENABLE or DISABLE**

**Description:**

This function enables or disables LVD interrupt output of voltage detection 1.

**Return:**

None.

### **12.2.3.11 LVD\_SetVD2ResetOutput**

Enable or disable LVD reset output of voltage detection 2.

**Prototype:**

void

LVD\_SetVD2ResetOutput(**FunctionalState NewState**)

**Parameters:**

**NewState:** new state of LVD reset output.

This parameter can be one of the following values:

**ENABLE or DISABLE**

**Description:**

This function enables or disables LVD reset output of voltage detection 2.

**Return:**

None.

#### **12.2.3.12 LVD\_SetVD2INTOutput**

Enable or disable LVD interrupt output of voltage detection 2.

**Prototype:**

void

LVD\_SetVD2INTOutput(**FunctionalState NewState**)

**Parameters:**

**NewState**: new state of LVD interrupt output.

This parameter can be one of the following values:

**ENABLE or DISABLE**

**Description:**

This function enables or disables LVD interrupt output of voltage detection 2.

**Return:**

None.

#### **12.2.4 Data Structure Description**

None

## 13. OFD

### 13.1 Overview

TMPM462x has an oscillation frequency detector circuit (OFD), which can generate a reset signal when abnormal states of clock such as a harmonic, a sub harmonic or stopped state is detected.

The OFD driver APIs provide a set of functions to enable or disable the OFD function, configure detection frequency, get the OFD status and so on.

All driver APIs are contained in /Libraries/TX04\_Periph\_Driver/src/tmpm462\_ofd.c, with /Libraries/TX04\_Periph\_Driver/inc/tmpm462\_ofd.h containing the macros, data types, structures and API definitions for use by applications.

### 13.2 API Functions

#### 13.2.1 Function List

- ◆ void OFD\_SetRegWriteMode(FunctionalState **NewState**);
- ◆ void OFD\_Enable(void);
- ◆ void OFD\_Disable(void);
- ◆ void OFD\_SetDetectionFrequency(OFD\_OSCSource **Source**,  
                                  uint32\_t **HigherDetectionCount**,  
                                  uint32\_t **LowerDetectionCount**);
- ◆ void OFD\_Reset(FunctionalState **NewState**);
- ◆ OFD\_Status OFD\_GetStatus(void);
- ◆ void OFD\_SetDetectionMonitor(OFD\_MonitorMode **Mode**);

#### 13.2.2 Detailed Description

Functions listed above can be divided into three parts:

- 1) Initialize and configure OFD function by OFD\_SetRegWriteMode(), OFD\_SetDetectionFrequency(), OFD\_SetDetectionMonitor(), OFD\_Enable () and OFD\_Disable ().
- 2) Get the OFD busy and frequency error info by OFD\_GetStatus().
- 3) OFD\_Reset() to Enable or disable the OFD reset.

#### 13.2.3 Function Documentation

##### 13.2.3.1 OFD\_SetRegWriteMode

Enable or disable the writing of all OFD registers except OFDCR1.

**Prototype:**

```
void  
OFD_SetRegWriteMode(FunctionalState NewState)
```

**Parameters:**

**NewState**: Set the interrupt source mask state, which can be set as:

- **ENABLE** : Enable the writing.
- **DISABLE**: Disable the writing.

**Description:**

This function will enable writing of all OFD registers except OFDCR1 when **NewState** is **ENABLE**, and disable writing of all OFD registers except OFDCR1 when **NewState** is **DISABLE**.

**Return:**

None

### 13.2.3.2     **OFD\_Enable**

Enable the OFD function.

**Prototype:**

```
void  
OFD_Enable(void)
```

**Parameters:**

None.

**Description:**

This function will enable the OFD function.

**Return:**

None

### 13.2.3.3     **OFD\_Disable**

Disable the OFD function.

**Prototype:**

```
void  
OFD_Disable(void)
```

**Parameters:****None.****Description:**

This function will disable the OFD function.

**Return:****None**

### 13.2.3.4      **OFD\_SetDetectionFrequency**

Set the count value of detection frequency.

**Prototype:****void**

```
OFD_SetDetectionFrequency(OFD_OSCSource Source,  
                                          uint32_t HigherDetectionCount,  
                                          uint32_t LowerDetectionCount);
```

**Parameters:**

**Source:** Select internal or external oscillation source for the count value setting, which can be set as:

- **OFD\_IHOSC:** Internal High Frequency Oscillation.
- **OFD\_EHOSC:** External High Frequency Oscillation.

**HigherDetectionCount:** The count value of higher detection frequency,

Maximum value is 0x1FFU.

**LowerDetectionCount:** The count value of lower detection frequency,

Maximum value is 0x1FFU.

**Description:**

This function will set the count value of detection frequency for internal or external oscillation (both higher detection frequency and lower detection frequency)

**Return:****None**

### 13.2.3.5      **OFD\_Reset**

Enable or disable the OFD reset.

**Prototype:**

void  
OFD\_Reset(FunctionalState **NewState**)

**Parameters:**

**NewState**: The new state of enable or disable, which can be set as:

- **ENABLE** : Enable OFD reset.
- **DISABLE**: Disable OFD reset.

**Description:**

This function will Enable or disable the OFD reset.

**Return:**

None

### 13.2.3.6      **OFD\_GetStatus**

Get the OFD busy and frequency error info.

**Prototype:**

OFD\_Status  
OFD\_GetStatus(void)

**Parameters:**

None

**Description:**

This function will get the OFD busy and frequency error info.

**Return:**

**OFD\_Status** Structure of OFD status, which include the busy and frequency error info.

(Refer to “Data Structure Description” for details).

### 13.2.3.7      **OFD\_SetDetectionMonitor**

Select intended detection mode by setting the external high frequency oscillation clock monitor register

**Prototype:**

```
void  
OFD_SetDetectionMonitor(OFD_MonitorMode Mode)
```

**Parameters:**

**Mode:** Select intended detection mode, which can be set as:

- **OFD\_NORMAL** : Normal Detection Mode
- **OFD\_MONITOR**: Monitor Mode.

**Description:**

This function will select intended detection mode by setting the external high frequency oscillation clock monitor register.

**Return:**

None

### 13.2.4 Data Structure Description

#### 13.2.4.1 OFD\_Status

**Data Fields:**

uint32\_t

**All:** Data.

**Bit**

uint32\_t

**FrequencyError:** 1      Frequency Error status

uint32\_t

**OFDBusy:** 1      OFD Busy status

## 14. RMC

### 14.1 Overview

TMPM462x's remote control signal preprocessor (here after referred to as RMC) receives a remote control signal of which carrier is removed.

TMPM462x has two RMC channels: TSB\_RMC0, TSB\_RMC1.

Reception of Remote Control Signal:

- A sampling clock can be selected from either low frequency clock (32.768 kHz) or Timer output.
- Noise canceller
- Leader detection
- Batch reception up to 72bit of data

The RMC driver APIs provides a set of functions to configure each channel.

All driver APIs are contained in /Libraries/TX04\_Periph\_Driver/src/tmpm462\_rmc.c, with /Libraries/TX04\_Periph\_Driver/inc/tmpm462\_rmc.h containing the macros, data types, structures and API definitions for use by applications.

### 14.2 API Functions

#### 14.2.1 Function List

- ◆ void RMC\_Enable(TSB\_RMC\_TypeDef \* **RMCx**)
- ◆ void RMC\_Disable(TSB\_RMC\_TypeDef \* **RMCx**)
- ◆ void RMC\_Init(TSB\_RMC\_TypeDef \* **RMCx**, RMC\_InitTypeDef \* **RMCIInitStruct**)
- ◆ void RMC\_SetRxCtrl(TSB\_RMC\_TypeDef \* **RMCx**, FunctionalState **NewState**)
- ◆ RMC\_RxTypeDef RMC\_GetRxData(TSB\_RMC\_TypeDef \* **RMCx**)
- ◆ void RMC\_SetLeaderDetection(TSB\_RMC\_TypeDef \* **RMCx**,  
                                  RMC\_LeaderParameterTypeDef **LeaderPara**)
- ◆ void RMC\_SetFallingEdgeINT(TSB\_RMC\_TypeDef \* **RMCx**,  
                                  FunctionalState **NewState**)
- ◆ void RMC\_SetSignalRxMethod(TSB\_RMC\_TypeDef \* **RMCx**,  
                                  RMC\_RxMethod **Method**)
- ◆ void RMC\_SetRxTrg(TSB\_RMC\_TypeDef \* **RMCx**, uint8\_t **LowWidth**,  
                                  uint8\_t **MaxDataBitCycle**)
- ◆ void RMC\_SetThreshold(TSB\_RMC\_TypeDef \* **RMCx**, uint8\_t **LargerThreshold**,  
                                  uint8\_t **SmallerThreshold**)
- ◆ void RMC\_SetInputSignalReversed(TSB\_RMC\_TypeDef \* **RMCx**,  
                                  FunctionalState **NewState**)
- ◆ void RMC\_SetNoiseCancellation(TSB\_RMC\_TypeDef \* **RMCx**,  
                                  uint8\_t **NoiseCancellationTime**)
- ◆ RMC\_INTFactor RMC\_GetINTFactor(TSB\_RMC\_TypeDef \* **RMCx**)

- ◆ RMC\_LeaderDetection RMC\_GetLeader(TSB\_RMC\_TypeDef \* **RMCx**)
- ◆ void RMC\_SetRxEndBitNum(TSB\_RMC\_TypeDef \* **RMCx**,  
                            RMC\_RxEndBitsReg **Reg\_x**, uint8\_t **BitNum**)
- ◆ void RMC\_SetSrcClk(TSB\_RMC\_TypeDef \* **RMCx**, RMC\_SrcClk **Clk**)

### 14.2.2 Detailed Description

Functions listed above can be divided into three parts:

- 1) Reset and set each RMC channel are handled by RMC\_Enable(), RMC\_Disable(), RMC\_Init() and RMC\_SetRxCtrl().
- 2) RMC basic function are handled by RMC\_SetLeaderDetection(), SetFallingEdgeINT(), RMC\_SetSignalRxMethod(), RMC\_SetRxTrg(), RMC\_SetThreshold(), RMC\_SetInputSignalReversed(), RMC\_SetNoiseCancellation(), RMC\_SetRxEndBitNum() and RMC\_SetSrcClk().
- 3) RMC\_GetINTFactor(), RMC\_GetLeader() and RMC\_GetRxData() to get the receive status and save the received data from buffer.

### 14.2.3 Function Documentation

**\*Note:** In all of the following APIs, parameter “TSB\_RMC\_TypeDef \* **RMCx**” should be  
**TSB\_RMC0, TSB\_RMC1**

#### 14.2.3.1     **RMC\_Enable**

Enable the specified RMC channel.

**Prototype:**

void

RMC\_Enable(TSB\_RMC\_TypeDef \* **RMCx**)

**Parameters:**

**RMCx** is the specified RMC channel.

**Description:**

This function will enable the specified RMC channel selected by **RMCx**.

Set the RMCxEN<RMCE>bit.(x can be 0,1)

**Return:**

None

#### 14.2.3.2     **RMC\_Disable**

Disable the function of specified RMC channel.

**Prototype:**

void  
RMC\_Disable(TSB\_RMC\_TypeDef \* **RMCx**)

**Parameters:**

**RMCx** is the specified RMC channel.

**Description:**

This function will disable the specified RMC channel selected by **RMCx**.  
Clear the RMCxEN<RMCEEN>bit. (x can be 0,1)

**Return:**

None

#### 14.2.3.3      **RMC\_Init**

RMC registers initial.

**Prototype:**

void  
RMC\_Init(TSB\_RMC\_TypeDef \* **RMCx**, RMC\_InitTypeDef \* **RMC\_InitStruct**)

**Parameters:**

**RMCx** is the specified RMC channel.

**RMC\_InitStruct** : The structure containing the basic RMC configuration.

(For details, please refer to section “Data Structure Description”)

**Description:**

This function will initialize the specified RMC channel selected by **RMCx**.

**Return:**

None

#### 14.2.3.4      **RMC\_SetRxCtrl**

Enable or disable reception of the specified RMC channel.

**Prototype:**

void  
RMC\_SetRxCtrl(TSB\_RMC\_TypeDef \* **RMCx**, FunctionalState **NewState**)

**Parameters:**

**RMCx** is the specified RMC channel.

**NewState** is the new state for reception of RMC.

This parameter can be one of the following values:

**ENABLE** or **DISABLE**

**Description:**

This function will enable or disable reception of the specified RMC channel selected by **RMCx**.

This function handles the RMCxREN<RMCREN> bit. (x can be 0,1)

**Return:**

None

#### 14.2.3.5 RMC\_GetRxData

Get the received data from the specified RMC channel.

**Prototype:**

RMC\_RxDataTypeDef

RMC\_GetRxData(TSB\_RMC\_TypeDef \* **RMCx**)

**Parameters:**

**RMCx** is the specified RMC channel.

**Description:**

Get the received data from the specified RMC channel which selected by **RMCx**.

This function reads the data from the RMCRBUF<0-71> and  
RMCxRSTAT<RMCRNUM0-6> bits. (x can be 0,1)

**Return:**

**RMC\_RxDataDef**: Structure to read data from the RMC receive buffer.

(Refer to “Data Structure Description” for details).

#### 14.2.3.6 RMC\_SetLeaderDetection

Configure the RMC receive control register of leader detection for the specified RMC channel.

**Prototype:**

void

RMC\_SetLeaderDetection(TSB\_RMC\_TypeDef \* **RMCx**,  
                          RMC\_LoaderParameterTypeDef **LeaderPara**)

**Parameters:**

**RMCx** is the specified RMC channel.

**LeaderPara**: The structure containing basic RMC leader detection configuration.

**Data Fields:**

FunctionalState **LeaderDetectionState**: ENABLE or DISABLE the leader detection. This parameter can be one of the following values:

**ENABLE** or **DISABLE**

uint8\_t **MaxCycle**: Set <RMCLCMAX7:0> to specify a maximum cycle of leader detection. Calculating-formula of the maximum cycle: RMCLCMAX $\times$ 4/fs[s].

RMC detects the first cycle as a leader if it is within the maximum cycle.

uint8\_t **MinCycle**: Set <RMCLCMIN7:0> to specify a minimum cycle of leader detection. Calculating-formula of the minimum cycle: RMCLCMIN $\times$ 4/fs[s].

RMC detects the first cycle as a leader if it exceeds the minimum cycle.

uint8\_t **MaxLowWidth**: Set <RMCLLMAX7:0> to specify a maximum low width of leader detection. Calculating-formula of the maximum low width: RMCLLMAX $\times$ 4/fs[s]. RMC detects the first cycle as a leader if its low width is within the maximum low width.

uint8\_t **MinLowWidth**: Set <RMCLLMIN7:0> to specify a minimum low width of leader detection. Calculating-formula of the minimum low width: RMCLLMIN $\times$ 4/fs[s]. RMC detects the first cycle as a leader if its low width exceeds the minimum low width. If RMCRCR2<RMCLD> = 1, a value less than the specified is determined as data.

FunctionalState **LeaderINTState**: ENABLE or DISABLE generation of a leader detection interrupt by detecting a leader. This parameter can be one of the following values: **ENABLE** or **DISABLE**

**Description:**

This function will set the RMC leader detection configuration for specified RMC channel which selected by **RMCx**.

---

This function handles the RMCxRCR1 register and RMCxRCR2<RMCLIEN><RMCLD> two bits. (x can be 0,1)

See MCU datasheet for detail.

**Return:**

None

#### **14.2.3.7 RMC\_SetFallingEdgeINT**

Enable or disable to generate a remote control input falling edge interrupt.

**Prototype:**

void

```
RMC_SetFallingEdgeINT(TSB_RMC_TypeDef * RMCx,  
                      FunctionalState NewState)
```

**Parameters:**

**RMCx** is the specified RMC channel.

**NewState**: New state for generation of a remote control input falling edge interrupt.

This parameter can be one of the following values:

**ENABLE** or **DISABLE**

**Description:**

When **NewState** is **ENABLE**, this function will enable generation of a remote control input falling edge interrupt for specified RMC channel which selected by **RMCx**, and disable generation of a remote control input falling edge interrupt when **NewState** is **DISABLE**.

This function handles the RMCxRCR2<RMCEDIEN> bit. (x can be 0,1)

**Return:**

None

#### **14.2.3.8 RMC\_SetSignalRxMethod**

Select the method of receiving a remote control signal.

**Prototype:**

void

```
RMC_SetSignalRxMethod(TSB_RMC_TypeDef * RMCx,  
                      RMC_RxMethod Method)
```

**Parameters:**

**RMCx** is the specified RMC channel.

**Method:** Select the RMC receive method, which can be one of:

- **RMC\_RX\_IN\_CYCLE\_METHOD:** Receive a remote control signal in cycle method.
- **RMC\_RX\_IN\_PHASE\_METHOD:** Receive a remote control signal in phase method.

**Description:**

This function will set receiving method of remote control signal. Two methods can be selected by this function, cycle method or phase method.

This function handles the RMCxRCR2<RMCPHM> bit. (x can be 0,1)

**Return:**

None

#### 14.2.3.9      **RMC\_SetRxTrg**

Set the parameters that trigger reception completion and interrupt generation for the specified RMC channel.

**Prototype:**

void

```
RMC_SetRxTrg(TSB_RMC_TypeDef * RMCx,  
                  uint8_t LowWidth,  
                  uint8_t MaxDataBitCycle)
```

**Parameters:**

**RMCx** is the specified RMC channel.

**LowWidth:** Excess low width that triggers reception completion and interrupt generation.

**MaxDataBitCycle:** Maximum data bit cycle that triggers reception completion and interrupt generation.

**Description:**

This function will set the trigger for specified RMC channel.

Set **LowWidth** to RMCxRCR2<RMCLL7:0> specifies an excess low width. If an excess low width is detected, reception is completed and an interrupt is generated. The low width is not detected if <RMCLL7:0> = 11111111b.

Calculating formula of an excess low width: RMCLLx1/fs[s]

---

Set **MaxDataBitCycle** to RMCxRCR2<RMCDMAX7:0> specifies a threshold for detecting a maximum data bit cycle. It is detected when a data bit cycle exceeds the threshold. It is not detected when <RMCMAX7:0> = 1111111b.

Calculating-formula of the threshold: RMCDMAX x 1/fs[s].

This function handles the RMCxRCR2<RMCLL0-7> <RMCDMA0-7> bits. (x can be 0,1)

**Return:**

None

#### 14.2.3.10 RMC\_SetThreshold

Set the parameters of threshold in a phase method for the specified RMC channel.

**Prototype:**

void

```
RMC_SetThreshold(TSB_RMC_TypeDef * RMCx,  
                  uint8_t LargerThreshold,  
                  uint8_t SmallerThreshold)
```

**Parameters:**

*RMCx* is the specified RMC channel.

**LargerThreshold:** Specifies a larger threshold (within a range of 1.5T and 2T) to determine a pattern of remote control signal in a phase method. If the measured cycle exceeds the threshold, the bit is determined as "10". If not, the bit is determined as "01". Calculating formula of the threshold: RMCDATHx1/fs[s].

The LargerThreshold should less than 0x80.

**SmallerThreshold:** Specifies two kinds of thresholds: a threshold to determine whether a data bit is 0 or 1; a smaller threshold (within a range of 1T and 1.5T) to determine a pattern of remote control signal in a phase method.

As for the determination of data bit, if the measured cycle exceeds the threshold, the bit is determined as "1". If not, the bit is determined as "0".

Calculating-formula of the threshold: RMCDATLx1/fs[s].

As for the determination of a remote control signal pattern in a phase method, if the measured cycle exceeds the threshold, the bit is determined as "01". If not, the bit is determined as "00". Calculating formula of the threshold to determine 0 or 1: RMCDATLx1/fs[s].

This function handles the RMCxRCR3<RMCDATH0-6> <RMCDATL0-6> bits. (x can be 0,1)

The SmallerThreshold should less than 0x80.

**Description:**

This function will set the parameters for thresholds in a phase method for the specified RMC channel which selected by **RMCx**, to determine a signal pattern in phase mode and determine 0 or 1/ smaller threshold to determine a signal pattern in a phase method.

The thresholds settings are enabled only in phase method, when <RMCPHM> is "1".

**Return:**

None

#### 14.2.3.11 RMC\_SetInputSignalReversed

Enable or disable of reversing input signal for the specified RMC channel.

**Prototype:**

void

```
RMC_SetInputSignalReversed(TSB_RMC_TypeDef * RMCx,  
                           FunctionalState NewState)
```

**Parameters:**

**RMCx** is the specified RMC channel.

**NewState** is the new state of reversing input signal.

This parameter can be one of the following values:

**ENABLE** or **DISABLE**

**Description:**

When **NewState** is **ENABLE**, this function will enable of reversing input signal for a specified RMC channel which is selected by **RMCx**, and disable reversing input signal when **NewState** is **DISABLE**.

This function handles the RMCxRCR4<RMCP0> bit. (x can be 0,1)

**Return:**

None

#### 14.2.3.12 RMC\_SetNoiseCancellation

Set the noise cancellation time for the specified RMC channel.

**Prototype:**

void

```
RMC_SetNoiseCancellation(TSB_RMC_TypeDef * RMCx,  
                         uint8_t NoiseCancellationTime)
```

**Parameters:**

*RMCx* is the specified RMC channel.

**NoiseCancellationTime:** The time for Noise cancellation, which should be less than 0x10.

**Description:**

Specifies time that noises is cancelled by a noise canceller.

If <RMCNC3:0> = 0000b, noises are not cancelled.

Calculating formula of noise cancellation time: RMCNC x 1/fs[s].

This function handles the RMCxRCR4<RMCNC0-RMCNC3> bits. (x can be 0,1)

**Return:**

None

#### 14.2.3.13 RMC\_GetINTFactor

Get the interrupt factor for the specified RMC channel.

**Prototype:**

RMC\_INTFactor

RMC\_GetINTFactor(TSB\_RMC\_TypeDef \* *RMCx*)

**Parameters:**

*RMCx* is the specified RMC channel.

**Description:**

This function will get the interrupt factor for the specified RMC channel which selected by *RMCx*. User can get the RMC receive interrupt status from this function.

This info is updated every time an interrupt is generated.

This function reads interrupt factor from RMCxRSTAT<RMCRIF><RMCLIF><RMCDMAX><RMCEDIF> bits. (x can be 0,1)

**Return:**

RMC\_INTFactor: Interrupt factor structure.

(Refer to “Data Structure Description” for details).

#### 14.2.3.14 RMC\_GetLeader

Get the leader detection result for the specified RMC channel.

**Prototype:**

RMC\_LeaderDetection

RMC\_GetLeader(TSB\_RMC\_TypeDef \* **RMCx**)

**Parameters:**

**RMCx** is the specified RMC channel.

**Description:**

This function will get the leader detection result for the specified RMC channel which selected by **RMCx**.

This info is updated every time an interrupt is generated.

This function reads the leader detection status from the RMCxRSTAT <RMCRDLDR> bits. (x can be 0,1)

**Return:**

RMC\_LeaderDetection: leader detection result, which can be one of:

**RMC\_LEADER\_DETECTED**: leader detected.

**RMC\_NO\_LEADER**: no leader detected.

#### 14.2.3.15 RMC\_SetRxEndBitNum

Specifies that the number of receive data bit.

**Prototype:**

void

```
RMC_SetRxEndBitNum(TSB_RMC_TypeDef * RMCx,  
                    RMC_RxEndBitsReg Reg_x,  
                    uint8_t BitNum)
```

**Parameters:**

**RMCx** is the specified RMC channel.

**Reg\_x**: Select the set register, which can be one of:

- **RMC\_RX\_END\_BITS\_REG\_1**: RMCxEND1 register
- **RMC\_RX\_END\_BITS\_REG\_2**: RMCxEND2 register
- **RMC\_RX\_END\_BITS\_REG\_3**: RMCxEND3 register

**BitNum**: Specifies that the number of receive data bit.

**Description:**

This function set the number of received data bit for the specified RMC channel, which selected by **RMCx**.

This function sets the number of received data bit to the RMCxEND1, RMCxEND2, and RMCxEND3 registers.

**Return:**

None

#### 14.2.3.16 RMC\_SetSrcClk

Specifies that the sampling clock.

**Prototype:**

void

```
RMC_SetSrcClk(TSB_RMC_TypeDef * RMCx,  
                RMC_SrcClk Clk)
```

**Parameters:**

**RMCx** is the specified RMC channel.

**Clk**: RMC sampling clock, which can be one of:

- **RMC\_CLK\_LOW\_FREQUENCY**: The Low Frequency Clock(32KHz)
- **RMC\_CLK\_TB1OUT**: Timer output (TB1OUT).

**Description:**

This function specifies that the sampling clock for the specified RMC channel, which selected by **RMCx**.

This function sets the sampling clock type to the RMCxFSEL <RMCCCLK> bits.

**Return:**

None

#### 14.2.4 Data Structure Description

##### 14.2.4.1 RMC\_RxDataDef

**Data Fields:**

uint8\_t

**RxDataBits**: The number of received data bit.

uint32\_t

**RxBuf1**: Received buffer 1, which reads 4 bytes data from <MCRBUF31:0>.

uint32\_t

**RxBuf2:** Received buffer 2, which reads 4 bytes data from <MCRBUF63:32>.

uint8\_t

**RxBuf3:** Received buffer 3, which reads 1 byte data from <MCRBUF71:64>

#### 14.2.4.2 RMC\_LeaderParameterTypeDef

**Data Fields:**

FunctionalState

**LeaderDetectionState:** ENABLE or DISABLE the leader detection.

Parameter can be one of the following values:

**ENABLE or DISABLE**

uint8\_t

**MaxCycle:** Specifies a maximum cycle of leader detection.

uint8\_t

**MinCycle:** Specifies a minimum cycle of leader detection.

uint8\_t

**MaxLowWidth:** Specifies a maximum low width of leader detection.

uint8\_t

**MinLowWidth:** Specifies a minimum low width of leader detection.

FunctionalState

**LeaderINTState:** ENABLE or DISABLE generation of a leader detection interrupt by detecting a leader.

Parameter can be one of the following values:

**ENABLE or DISABLE**

#### 14.2.4.3 RMC\_InitTypeDef

**Data Fields:**

RMC\_LeaderParameterTypeDef

**LeaderPara:** Parameters to configure leader detection.

FunctionalState

**FallingEdgeINTState:** The status of enable or disable the input falling edge interrupts.

This parameter can be one of the following values:

**ENABLE** or **DISABLE**

RMC\_RxMethod

**SignalRxMethod:** Which method of receiving a remote control signal.

This parameter can be one of the following values:

**RMC\_RX\_IN\_CYCLE\_METHOD** or **RMC\_RX\_IN\_PHASE\_METHOD**

FunctionalState

**InputSignalReversedState:** The status of enable or disable of reversing input signal.

This parameter can be one of the following values:

**ENABLE** or **DISABLE**

uint8\_t

**NoiseCancellationTime:** Noise cancellation time.

The NoiseCancellationTime should less than 0x10.

uint8\_t

**LowWidth:** Excess low width that triggers reception completion and interrupt generation.

uint8\_t

**MaxDataBitCycle:** Maximum data bit cycle that triggers reception completion and interrupt generation.

uint8\_t

**LargerThreshold:** Larger threshold to determine a signal pattern in a phase method.

The LargerThreshold should less than 0x80.

uint8\_t

**SmallerThreshold:** Smaller threshold to determine a signal pattern in a phase method.

The SmallerThreshold should less than 0x80.

#### 14.2.4.4 RMC\_INTFactor

**Data Fields:**

```
uint32_t  
All: Data.  
Bit  
    uint32_t  
    Reserved      : 12 Reserved  
    uint32_t  
    InputFallingEdge : 1      RMC input falling edge interrupt factor  
    uint32_t  
    MaxDataBitCycle : 1      Maximum data bit cycle interrupt factor  
    uint32_t  
    LowWidthDetection : 1     Low width detection interrupt factor  
    uint32_t  
    LeaderDetection : 1 Leader detection interrupt factor
```

## 15. RTC

### 15.1 Overview

The Real Time Clock (RTC) in the TMPM462x has such functions as follow:

- Clock (hour, minute and second)
- Calendar (month, week, date and leap year)
- Selectable 12 (am/ pm) and 24 hour display
- Time adjustment +/- 30 seconds (by software)
- Alarm (alarm output)
- Alarm interrupt
- Clock correction function
- 1 Hz clock output

The RTC driver APIs provide a set of functions to configure RTC clock and alarm, including such common parameters as year, leap year, month, date, day, hour, hour mode, minute and second and so on.

All driver APIs are contained in /Libraries/TX04\_Periph\_Driver/src/tmpm462\_RTC.c, with /Libraries/ TX04\_Periph\_Driver/inc/tmpm462\_RTC.h containing the macros, data types, structures and API definitions for use by applications.

### 15.2 API Functions

#### 15.2.1 Function List

- ◆ void RTC\_SetSec(uint8\_t **Sec**);
- ◆ uint8\_t RTC\_GetSec(void);
- ◆ void RTC\_SetMin(RTC\_FuncMode **NewMode**, uint8\_t **Min**);
- ◆ uint8\_t RTC\_GetMin(RTC\_FuncMode **NewMode**);
- ◆ uint8\_t RTC\_GetAMPM(RTC\_FuncMode **NewMode**);
- ◆ void RTC\_SetHour24(RTC\_FuncMode **NewMode**, uint8\_t **Hour**);
- ◆ void RTC\_SetHour12(RTC\_FuncMode **NewMode**, uint8\_t **Hour**, uint8\_t **AmPm**);
- ◆ uint8\_t RTC\_GetHour(RTC\_FuncMode **NewMode**);
- ◆ void RTC\_SetDay(RTC\_FuncMode **NewMode**, uint8\_t **Day**);
- ◆ uint8\_t RTC\_GetDay(RTC\_FuncMode **NewMode**);
- ◆ void RTC\_SetDate(RTC\_FuncMode **NewMode**, uint8\_t **Date**);
- ◆ uint8\_t RTC\_GetDate(RTC\_FuncMode **NewMode**);
- ◆ void RTC\_SetMonth(uint8\_t **Month**);
- ◆ uint8\_t RTC\_GetMonth(void);
- ◆ void RTC\_SetYear(uint8\_t **Year**);
- ◆ uint8\_t RTC\_GetYear(void);
- ◆ void RTC\_SetHourMode(uint8\_t **HourMode**);
- ◆ uint8\_t RTC\_GetHourMode(void);
- ◆ void RTC\_SetLeapYear(uint8\_t **LeapYear**);
- ◆ uint8\_t RTC\_GetLeapYear(void);
- ◆ void RTC\_SetTimeAdjustReq(void);
- ◆ RTC\_ReqState RTC\_GetTimeAdjustReq(void);
- ◆ void RTC\_EnableClock(void);
- ◆ void RTC\_DisableClock(void);
- ◆ void RTC\_EnableAlarm(void);
- ◆ void RTC\_DisableAlarm(void);

- ◆ void RTC\_SetRTCINT(FunctionalState **NewState**);
- ◆ void RTC\_SetAlarmOutput(uint8\_t **Output**);
- ◆ void RTC\_ResetAlarm(void) ;
- ◆ void RTC\_ResetClockSec(void);
- ◆ RTC\_ReqState RTC\_GetResetClockSecReq(void);
- ◆ void RTC\_SetDateValue(RTC\_DateTypeDef \* **DateStruct**);
- ◆ void RTC\_GetDateValue(RTC\_DateTypeDef \* **DateStruct**);
- ◆ void RTC\_SetTimeValue(RTC\_TimeTypeDef \* **TimeStruct**);
- ◆ void RTC\_GetTimeValue(RTC\_TimeTypeDef \* **TimeStruct**);
- ◆ void RTC\_SetClockValue(RTC\_DateTypeDef \* **DateStruct**, RTC\_TimeTypeDef \* **TimeStruct**);
- ◆ void RTC\_GetClockValue(RTC\_DateTypeDef \* **DateStruct**, RTC\_TimeTypeDef \* **TimeStruct**);
- ◆ void RTC\_SetAlarmValue(RTC\_AlarmTypeDef \* **AlarmStruct**);
- ◆ void RTC\_GetAlarmValue(RTC\_AlarmTypeDef \* **AlarmStruct**);
- ◆ void RTC\_SetProtectCtrl(FunctionalState **NewState**)
- ◆ void RTC\_EnableCorrection(void)
- ◆ void RTC\_DisableCorrection(void)
- ◆ void RTC\_SetCorrectionTime(uint8\_t **Time**)
- ◆ void RTC\_SetCorrectionValue(RTC\_CorrectionMode **Mode**, uint16\_t **Cnt**)

### 15.2.2 Detailed Description

Functions listed above can be divided into six parts:

- 1) Configure the common functions of RTC date are handled by RTC\_SetDay(),  
RTC\_GetDay(), RTC\_SetDate(), RTC\_GetDate(), RTC\_SetMonth(),  
RTC\_GetMonth(), RTC\_SetYear(), RTC\_GetYear(), RTC\_SetLeapYear(),  
RTC\_GetLeapYear(), RTC\_SetDateValue(), RTC\_GetDateValue(),
- 2) Configure the common functions of RTC time are handled by RTC\_SetSec(),  
RTC\_GetSec(), RTC\_SetMin(), RTC\_GetMin(), RTC\_SetHour24(), RTC\_SetHour12(),  
RTC\_GetHour(), RTC\_SetHourMode(), RTC\_GetHourMode(), RTC\_GetAMPM(),  
RTC\_SetTimeValue(), RTC\_GetTimeValue().
- 3) RTC\_EnableClock(), RTC\_DisableClock(), RTC\_SetTimeAdjustReq(),  
RTC\_GetTimeAdjustReq(), RTC\_ResetClockSec(), RTC\_GetResetClockSecReq(),  
RTC\_SetClockValue() and RTC\_GetClockValue() handle for RTC clock function only.
- 4) RTC\_EnableAlarm(), RTC\_DisableAlarm(),  
RTC\_SetAlarmValue(), RTC\_ResetAlarm() and RTC\_GetAlarmValue() handle for  
RTC alarm function only.
- 5) RTC\_EnableCorrection(), RTC\_DisableCorrection(), RTC\_SetCorrectionTime() and  
RTC\_SetCorrectionValue() handle for RTC clock correction function.
- 6) RTC\_SetAlarmOutput(), RTC\_SetProtectCtrl() and RTC\_SetRTCINT() handle other  
specified functions.

### 15.2.3 Function Documentation

#### 15.2.3.1      **RTC\_SetSec**

Set second value for RTC clock.

**Prototype:**

void

```
RTC_SetSec(uint8_t Sec);
```

**Parameters:**

**Sec**: New second value, max is 59.

**Description:**

This function will set new second value for RTC clock. RTC register are updated synchronizing with the timing of INTRTC, so after calling this function, it should wait for RTC 1HZ interrupt occurs.

**Return:**

None.

### 15.2.3.2      **RTC\_GetSec**

Get second value of RTC clock.

**Prototype:**

```
uint8_t  
RTC_GetSec(void);
```

**Parameters:**

None

**Description:**

This function will return second value of RTC clock.

**Return:**

Second value in the range:

0 ~ 59

### 15.2.3.3      **RTC\_SetMin**

Set minute value for RTC clock or alarm.

**Prototype:**

```
void  
RTC_SetMin(RTC_FuncMode NewMode,  
          uint8_t Min);
```

**Parameters:**

**NewMode:** New mode of RTC, which can be set as:

- **RTC\_CLOCK\_MODE:** select clock function,
- **RTC\_ALARM\_MODE:** select alarm function.

**Min:** New min value, max 59

**Description:**

This function will set new minute value for RTC clock when **NewMode** is **RTC\_CLOCK\_MODE**, and write new minute value for RTC alarm when **NewMode** is **RTC\_ALARM\_MODE**. RTC register are updated synchronizing with the timing of INTRTC, so after calling this function, it should wait for RTC 1HZ interrupt occurs.

**Return:**

None

#### 15.2.3.4      **RTC\_GetMin**

Get minute value of RTC clock or alarm.

**Prototype:**

```
uint8_t  
RTC_GetMin(RTC_FuncMode NewMode);
```

**Parameters:**

**NewMode:** New mode of RTC, which can be set as:

- **RTC\_CLOCK\_MODE:** select clock function,
- **RTC\_ALARM\_MODE:** select alarm function.

**Description:**

This function will return minute value of RTC clock when **NewMode** is **RTC\_CLOCK\_MODE**, and return minute value of RTC alarm when **NewMode** is **RTC\_ALARM\_MODE**.

**Return:**

Minute value in the range:

0 ~ 59

#### 15.2.3.5      **RTC\_GetAMPM**

Get AM or PM state in the 12 Hour mode.

**Prototype:**

```
uint8_t  
RTC_GetAMPM(RTC_FuncMode NewMode);
```

**Parameters:**

**NewMode**: New mode of RTC, which can be set as:

- **RTC\_CLOCK\_MODE**: select clock function,
- **RTC\_ALARM\_MODE**: select alarm function.

**Description:**

This function will return AM or PM mode of RTC clock when **NewMode** is **RTC\_CLOCK\_MODE**, and return AM or PM mode of RTC alarm when **NewMode** is **RTC\_ALARM\_MODE**.

**Return:**

The mode of time:

**RTC\_AM\_MODE**: Time mode is AM.

**RTC\_PM\_MODE**: Time mode is PM.

### 15.2.3.6      **RTC\_SetHour24**

Set hour value for RTC clock or alarm in the 24 Hour mode.

**Prototype:**

```
void  
RTC_SetHour24(RTC_FuncMode NewMode,  
              uint8_t Hour);
```

**Parameters:**

**NewMode**: New mode of RTC, which can be set as:

- **RTC\_CLOCK\_MODE**: select clock function,
- **RTC\_ALARM\_MODE**: select alarm function.

**Hour**: New hour value, max is 23.

**Description:**

This function will set new hour value for RTC clock when **NewMode** is **RTC\_CLOCK\_MODE**, and set new hour value for RTC alarm when **NewMode** is **RTC\_ALARM\_MODE**. RTC register are updated synchronizing with the timing of INTRTC, so after calling this function, it should wait for RTC 1HZ interrupt occurs.

\* If hour mode is changed to 24H mode from 12H mode, **RTC\_SetHour24()** should be called to rewrite the HOURR register.

**Return:**

None

### 15.2.3.7 RTC\_SetHour12

Set hour value and AM/PM mode for RTC clock or alarm in the 12 Hour mode.

**Prototype:**

```
void  
RTC_SetHour12(RTC_FuncMode NewMode,  
                uint8_t Hour,  
                uint8_t AmPm);
```

**Parameters:**

**NewMode**: New mode of RTC, which can be set as:

- **RTC\_CLOCK\_MODE**: select clock function,
- **RTC\_ALARM\_MODE**: select alarm function.

**Hour**: New hour value, max is 11.

**AmPm**: New time mode, which can be set as:

- **RTC\_AM\_MODE**: select AM mode for 12H mode,
- **RTC\_PM\_MODE**: select PM mode for 12H mode.

**Description:**

This function will set new hour value and AM/PM mode for RTC clock when **NewMode** is **RTC\_CLOCK\_MODE**, and set new hour value and AM/PM mode for RTC alarm when **NewMode** is **RTC\_ALARM\_MODE**. RTC register are updated synchronizing with the timing of INTRTC, so after calling this function, it should wait for RTC 1HZ interrupt occurs.

\* If hour mode is changed to 12H mode from 24H mode, **RTC\_SetHour12()** should be called to rewrite the HOURR register.

**Return:**

None

### 15.2.3.8 RTC\_GetHour

Get hour value of RTC clock or alarm.

**Prototype:**

```
uint8_t
```

```
RTC_GetHour(RTC_FuncMode NewMode);
```

**Parameters:**

**NewMode**: New mode of RTC, which can be set as:

- **RTC\_CLOCK\_MODE**: select clock function,
- **RTC\_ALARM\_MODE**: select alarm function.

**Description:**

This function will return hour value of RTC clock when **NewMode** is **RTC\_CLOCK\_MODE**, and return hour value of RTC alarm when **NewMode** is **RTC\_ALARM\_MODE**.

**Return:**

In 24H mode, hour value in the range:

0 ~ 23

In 12H mode, hour value in the range:

0 ~ 11

### 15.2.3.9      **RTC\_SetDay**

Set day value for RTC clock or alarm.

**Prototype:**

void

```
RTC_SetDay(RTC_FuncMode NewMode,  
              uint8_t Day);
```

**Parameters:**

**NewMode**: New mode of RTC, which can be set as:

- **RTC\_CLOCK\_MODE**: select clock function,
- **RTC\_ALARM\_MODE**: select alarm function.

**Day**: New day value, which can be set as:

- **RTC\_SUN**: Sunday.
- **RTC\_MON**: Monday.
- **RTC\_TUE**: Tuesday.
- **RTC\_WED**: Wednesday.
- **RTC\_THU**: Thursday.
- **RTC\_FRI**: Friday.
- **RTC\_SAT**: Saturday.

**Description:**

This function will set new day value for RTC clock when **NewMode** is **RTC\_CLOCK\_MODE**, and set new day value for RTC alarm when **NewMode** is **RTC\_ALARM\_MODE**. RTC register are updated synchronizing with the timing of INTRTC, so after calling this function, it should wait for RTC 1HZ interrupt occurs.

**Return:**

None

### 15.2.3.10 RTC\_GetDay

Get day value of RTC clock or alarm.

**Prototype:**

```
uint8_t  
RTC_GetDay(RTC_FuncMode NewMode);
```

**Parameters:**

**NewMode**: New mode of RTC, which can be set as:

- **RTC\_CLOCK\_MODE**: select clock function,
- **RTC\_ALARM\_MODE**: select alarm function.

**Description:**

This function will return day value of RTC clock when **NewMode** is **RTC\_CLOCK\_MODE**, and return day value of RTC alarm when **NewMode** is **RTC\_ALARM\_MODE**.

**Return:**

Day value in the range:

0 ~ 6

### 15.2.3.11 RTC\_SetDate

Set date value for RTC clock or alarm.

**Prototype:**

```
void  
RTC_SetDate(RTC_FuncMode NewMode,  
              uint8_t Date);
```

**Parameters:**

**NewMode**: New mode of RTC, which can be set as:

- **RTC\_CLOCK\_MODE**: select clock function,
- **RTC\_ALARM\_MODE**: select alarm function.

**Date:** New date value, ranging from 1 to 31.

**Description:**

This function will set new date value for RTC clock when **NewMode** is **RTC\_CLOCK\_MODE**, and set new date value RTC alarm when **NewMode** is **RTC\_ALARM\_MODE**. RTC register are updated synchronizing with the timing of INTRTC, so after calling this function, it should wait for RTC 1HZ interrupt occurs.

**Return:**

None

### 15.2.3.12 RTC\_GetDate

Get date value of RTC clock or alarm.

**Prototype:**

```
uint8_t  
RTC_GetDate(RTC_FuncMode NewMode);
```

**Parameters:**

**NewMode**: New mode of RTC, which can be set as:

- **RTC\_CLOCK\_MODE**: select clock function,
- **RTC\_ALARM\_MODE**: select alarm function.

**Description:**

This function will return date value of RTC clock when NewMode is **RTC\_CLOCK\_MODE**, and return date value of RTC alarm when NewMode is **RTC\_ALARM\_MODE**.

**Return:**

Date value in the range:

1 ~ 31

### 15.2.3.13 RTC\_SetMonth

Set month value for RTC clock.

**Prototype:**

```
void
```

RTC\_SetMonth(uint8\_t **Month**);

**Parameters:**

**Month:** New month value, ranging from 1 to 12.

**Description:**

This function will set new month value for RTC clock. RTC register are updated synchronizing with the timing of INTRTC, so after calling this function, it should wait for RTC 1HZ interrupt occurs.

**Return:**

None

#### 15.2.3.14    RTC\_GetMonth

Get month value of RTC clock.

**Prototype:**

```
uint8_t  
RTC_GetMonth(void);
```

**Parameters:**

None

**Description:**

This function will return month value.

**Return:**

Month value in the range:

1 ~ 12

#### 15.2.3.15    RTC\_SetYear

Set year value for RTC clock.

**Prototype:**

```
void  
RTC_SetYear(uint8_t Year);
```

**Parameters:**

**Year:** New year value, max is 99.

**Description:**

This function will set new year value for RTC clock. RTC register are updated synchronizing with the timing of INTRTC, so after calling this function, it should wait for RTC 1HZ interrupt occurs.

**Return:**

None

### 15.2.3.16    RTC\_GetYear

Get year value of RTC clock.

**Prototype:**

```
uint8_t  
RTC_GetYear(void);
```

**Parameters:**

None

**Description:**

This function will return year value.

**Return:**

Year value in the range:

0 ~ 99

### 15.2.3.17    RTC\_SetHourMode

Select 24-hour clock or 12-hour clock.

**Prototype:**

```
void  
RTC_SetHourMode(uint8_t HourMode);
```

**Parameters:**

**HourMode:** New mode of hour, which can be set as:

- **RTC\_12\_HOUR\_MODE** : Select 12H mode,
- **RTC\_24\_HOUR\_MODE** : Select 24H mode.

**Description:**

This function will select 24H mode when *HourMode* is **RTC\_24\_HOUR\_MODE** and select 12H mode when *HourMode* is **RTC\_12\_HOUR\_MODE**.

\* Before call this function, **RTC\_DisableClock()** function should be called firstly.  
(See "RTC\_DisableClock" for details)

**Return:**

None

### 15.2.3.18    RTC\_GetHourMode

Get hour mode.

**Prototype:**

```
uint8_t  
RTC_GetHourMode(void);
```

**Parameters:**

None

**Description:**

This function will return hour mode.

**Return:**

Hour mode:

**RTC\_24\_HOUR\_MODE**: Hour mode is 24H mode.

**RTC\_12\_HOUR\_MODE**: Hour mode is 12H mode.

### 15.2.3.19    RTC\_SetLeapYear

Set leap year state.

**Prototype:**

```
void  
RTC_SetLeapYear(uint8_t LeapYear);
```

**Parameters:**

**LeapYear**: The state of leap year, which can be set as:

- **RTC\_LEAP\_YEAR\_0**: Current year is a leap year.

- **RTC\_LEAP\_YEAR\_1:** Current year is the year following a leap year.
- **RTC\_LEAP\_YEAR\_2:** Current year is two years after a leap year.
- **RTC\_LEAP\_YEAR\_3:** Current year is three years after a leap year.

**Description:**

This function will change leap year state. If *LeapYear* is **RTC\_LEAP\_YEAR\_0**, current year is a leap year. If *LeapYear* is **RTC\_LEAP\_YEAR\_1**, current year is the year following a leap year. If *LeapYear* is **RTC\_LEAP\_YEAR\_2**, current year is two years after a leap year. If *LeapYear* is **RTC\_LEAP\_YEAR\_3**, current year is three years after a leap year.

**Return:**

None

**15.2.3.20 RTC\_GetLeapYear**

Get leap year state.

**Prototype:**

```
uint8_t  
RTC_GetLeapYear(void);
```

**Parameters:**

None

**Description:**

This function will return leap year state.

**Return:**

The state of the leap year.

**15.2.3.21 RTC\_SetTimeAdjustReq**

Set time adjustment + or – 30 seconds.

**Prototype:**

```
void  
RTC_SetTimeAdjustReq(void);
```

**Parameters:**

None

**Description:**

This function will set time adjust seconds. The request is sampled when the sec counter counts up. If the time elapsed is between 0 and 29 seconds, the sec counter is cleared to "0". If the time elapsed is between 30 and 59 seconds, the min counter is carried and sec counter is cleared to "0".

**Return:**

None

**15.2.3.22 RTC\_GetTimeAdjustReq**

Get time adjust request state.

**Prototype:**

```
RTC_ReqState  
RTC_GetTimeAdjustReq(void);
```

**Parameters:**

None

**Description:**

This function will get the state of time adjust request. In order not to request repeatedly, it should be called after calling **RTC\_SetTimeAdjustReq()** function.

**Return:**

The state of time adjustment:

**RTC\_NO\_REQ** : No adjust request.

**RTC\_REQ**: Adjust request.

**15.2.3.23 RTC\_EnableClock**

Enable RTC clock function.

**Prototype:**

```
void  
RTC_EnableClock(void);
```

**Parameters:**

None

**Description:**

This function will enable clock function.

**Return:**

None

**15.2.3.24 RTC\_DisableClock**

Disable RTC clock function.

**Prototype:**

void

RTC\_DisableClock(void);

**Parameters:**

None

**Description:**

This function will disable clock function.

**Return:**

None

**15.2.3.25 RTC\_EnableAlarm**

Enable RTC alarm function.

**Prototype:**

void

RTC\_EnableAlarm(void);

**Parameters:**

None

**Description:**

This function will enable alarm function.

**Return:**

None

### 15.2.3.26 RTC\_DisableAlarm

Disable RTC alarm function.

**Prototype:**

void

RTC\_DisableAlarm(void);

**Parameters:**

None

**Description:**

This function will disable alarm function.

**Return:**

None

### 15.2.3.27 RTC\_SetRTCINT

Enable or disable INTRTC.

**Prototype:**

void

RTC\_SetRTCINT(FunctionalState **NewState**);

**Parameters:**

**NewState**: New state of INT RTC.

- **ENABLE**: Enable INTRTC.
- **DISABLE**: Disable INTRTC.

**Description:**

This function will enable RTCINT when **NewState** is **ENABLE**, and disable RTCINT when **NewState** is **DISABLE**.

**\*Note:**

To set interrupt enable bits to <ENATMR>, <ENAALM> and <INTENA>, you must follow the order specified here. Make sure not to set them at the same time (make sure that there is time lag between interrupt enable and clock/alarm enable). To change the setting of <ENATMR> and <ENAALM>, <INTENA> must be disabled first.

**Return:**

None

### 15.2.3.28 RTC\_SetAlarmOutput

Set output signals from ALARM pin.

**Prototype:**

```
void  
RTC_SetAlarmOutput(uint8_t Output);
```

**Parameters:**

*Output*: Set ALARM pin output, which can be set as:

- **RTC\_LOW\_LEVEL**: “0” pulse
- **RTC\_PULSE\_1\_HZ**: 1Hz cycle “0” pulse
- **RTC\_PULSE\_16\_HZ**: 16Hz cycle “0” pulse
- **RTC\_PULSE\_2\_HZ**: 2Hz cycle “0” pulse
- **RTC\_PULSE\_4\_HZ**: 4Hz cycle “0” pulse
- **RTC\_PULSE\_8\_HZ**: 8Hz cycle “0” pulse

**Description:**

This function will set output signal from ALARM pin. If *Output* is **RTC\_LOW\_LEVEL**, Alarm pin output is “0” pulse when the alarm register corresponds with the clock. If *Output* is **RTC\_PULSE\_n\*HZ**, Alarm pin output is  $n^*$ Hz cycle “0” pulse. ( $n$  can be one of 1,2,4,8,16)

**Return:**

None

### 15.2.3.29 RTC\_ResetAlarm

Reset alarm.

**Prototype:**

```
void  
RTC_ResetAlarm(void);
```

**Parameters:**

None

**Description:**

This function will reset alarm.

**Return:**

None

**15.2.3.30 RTC\_ResetClockSec**

Reset RTC clock second counter.

**Prototype:**

void

RTC\_ResetClockSec(void);

**Parameters:**

None

**Description:**

This function will reset sec counter.

**Return:**

None

**15.2.3.31 RTC\_GetResetClockSecReq**

Get reset RTC clock second counter request state.

**Prototype:**

RTC\_ReqState

RTC\_GetResetClockSecReq(void);

**Parameters:**

None

**Description:**

Get request state for reset RTC clock second counter. The request is sampled using low-speed clock. In order to wait the clock stability, it should be called after calling **RTC\_ResetClockSec()** function.

**Return:**

The state of reset clock request:

**RTC\_NO\_REQ**: No reset clock request.

**RTC\_REQ**: Reset clock request.

### 15.2.3.32 RTC\_SetDateValue

Set the RTC clock date.

**Prototype:**

void

RTC\_SetDateValue(RTC\_DateTypeDef \* **DateStruct**);

**Parameters:**

**DateStruct**: The structure containing basic date configuration including leap year state, year, month, date and day. (Refer to “Data structure Description” for details)

**Description:**

This function will set RTC clock date, including leap year, year, month, date and day. **RTC\_SetLeapYear()**, **RTC\_SetYear()**, **RTC\_SetMonth()**, **RTC\_SetDate()** and **RTC\_Setday()** will be called by it.

**Return:**

None

### 15.2.3.33 RTC\_GetDateValue

Get the RTC clock date.

**Prototype:**

void

RTC\_GetDateValue(RTC\_DateTypeDef \* **DateStruct**);

**Parameters:**

**DateStruct**: The structure containing basic date configuration. (Refer to “Data structure Description” for details)

**Description:**

This function will get RTC clock date, including leap year, year, month, date and day. **RTC\_GetLeapYear()**, **RTC\_GetYear()**, **RTC\_GetMonth()**, **RTC\_GetDate()** and **RTC\_Getday()** will be called by it.

**Return:**

None

### 15.2.3.34 RTC\_SetTimeValue

Set the RTC clock time.

**Prototype:**

void

RTC\_SetTimeValue(RTC\_TimeTypeDef \* *TimeStruct*);

**Parameters:**

**TimeStruct:** The structure containing basic time configuration including hour mode, hour, AM/PM mode in 12H mode, minute and second. (Refer to “Data structure Description” for details)

**Description:**

This function will set RTC clock time, including hour mode, hour, AM/PM mode in 12H mode, minute and second. **RTC\_SetHourMode()**, **RTC\_SetHour12()**, **RTC\_SetHour24()**, **RTC\_SetMin()** and **RTC\_SetSec()** will be called by it.

**Return:**

None

### 15.2.3.35 RTC\_GetTimeValue

Get the RTC time.

**Prototype:**

void

RTC\_GetTimeValue(RTC\_TimeTypeDef \* *TimeStruct*);

**Parameters:**

**TimeStruct:** The structure containing basic Time configuration. (Refer to “Data structure Description” for details)

**Description:**

This function will Get RTC clock time, including hour mode, hour, AM/PM mode in 12H mode, minute and second. **RTC\_GetHourMode()**, **RTC\_GetHour()**, **RTC\_GetAMPM()**, **RTC\_GetMin()** and **RTC\_GetSec()** will be called by it.

**Return:**

None

### 15.2.3.36 RTC\_SetClockValue

Set the RTC clock date and time.

**Prototype:**

void

```
RTC_SetClockValue(RTC_DateTypeDef * DateStruct,  
                  RTC_TimeTypeDef * TimeStruct);
```

**Parameters:**

**DateStruct**: The structure containing basic Date configuration including leap year state, year, month, date and day.

**TimeStruct**: The structure containing basic Time configuration including hour mode, hour, AM/PM mode in 12H mode, minute and second. (Refer to “Data structure Description” for details)

**Description:**

This function will set RTC clock date and time, including leap year, year, month, date, day, hour mode, hour, AM/PM mode in 12H mode, minute and second.

**RTC\_SetLeapYear()**, **RTC\_SetYear()**, **RTC\_SetMonth()**, **RTC\_SetDate()**, **RTC\_SetDay()**, **RTC\_SetHourMode()**, **RTC\_SetHour24()**, **RTC\_SetHour12()**, **RTC\_SetMin()** and **RTC\_SetSec()** will be called by it.

**Return:**

None

### 15.2.3.37 RTC\_GetClockValue

Get the RTC clock date and time.

**Prototype:**

void

```
RTC_GetClockValue(RTC_DateTypeDef * DateStruct,  
                  RTC_TimeTypeDef * TimeStruct);
```

**Parameters:**

**DateStruct**: The structure containing basic Date configuration including leap year state, year, month, date and day.

**TimeStruct**: The structure containing basic Time configuration including hour mode, hour, AM/PM mode in 12H mode, minute and second. (Refer to “Data structure Description” for details)

**Description:**

This function will get RTC clock date and time, including leap year, year, month, date, day, hour mode, hour, AM/PM mode in 12H mode, minute and second.

**RTC\_GetLeapYear()**, **RTC\_GetYear()**, **RTC\_GetMonth()**, **RTC\_GetDate()**, **RTC\_GetDay()**, **RTC\_GetHourMode()**, **RTC\_GetHour()**, **RTC\_GetAMPM()**, **RTC\_GetMin()** and **RTC\_GetSec()** will be called by it.

**Return:**

None

### 15.2.3.38    **RTC\_SetAlarmValue**

Set the RTC alarm date and time.

**Prototype:**

void

**RTC\_SetAlarmValue(**RTC\_AlarmTypeDef \* *AlarmStruct***);**

**Parameters:**

**AlarmStruct**: The structure containing basic alarm configuration including date, day, hour, AM/PM mode in 12H mode and minute. (Refer to “Data structure Description” for details)

**Description:**

This function will set RTC alarm date and time, including date, day, hour, AM/PM mode in 12H mode and minute. **RTC\_SetDate()**, **RTC\_SetDay()**, **RTC\_SetHour12()**, **RTC\_SetHour24()** and **RTC\_SetMin()** will be called by it.

**Return:**

None

### 15.2.3.39    **RTC\_GetAlarmValue**

Get the RTC alarm date and time.

**Prototype:**

void

**RTC\_GetAlarmValue(**RTC\_AlarmTypeDef \* *AlarmStruct***);**

**Parameters:**

**AlarmStruct**: The structure containing basic alarm configuration including date, day, hour, AM/PM mode in 12H mode and minute. (Refer to “Data structure Description” for details)

**Description:**

This function will get RTC alarm date and time, including date, day, hour, AM/PM mode in 12H mode and minute. **RTC\_GetDate()**, **RTC\_GetDay()**, **RTC\_GetHour()**, **RTC\_GetAMPM()** and **RTC\_GetMin()** will be called by it.

**Return:**

None

**15.2.3.40 RTC\_SetProtectCtrl**

Enable or disable to protect RTC registers: RTCADJCTL and RTCADJDAT

**Prototype:**

void

`RTC_SetProtectCtrl(FunctionalState NewState);`

**Parameters:****NewState:**

- **ENABLE**: < RTCPROTECT>=0xC1 Register write enable.
- **DISABLE**: < RTCPROTECT>= Except 0xC1 Register write disable.

**Description:**

This function will enable or disable to protect RTC registers: RTCADJCTL and RTCADJDAT

**Return:**

None

**15.2.3.41 RTC\_EnableCorrection**

Enable RTC correction function.

**Prototype:**

void

`RTC_EnableCorrection(void);`

**Parameters:**

None

**Description:**

This function will enable RTC correction function.

**Return:**

None

#### **15.2.3.42    RTC\_DisableCorrection**

Disable RTC correction function.

**Prototype:**

void

RTC\_DisableCorrection(void);

**Parameters:**

None

**Description:**

This function will disable RTC correction function.

**Return:**

None

#### **15.2.3.43    RTC\_SetCorrectionTime**

Set correction reference time.

**Prototype:**

void

RTC\_SetCorrectionTime(uint8\_t **Time**);

**Parameters:**

**Time**:the reference time of correction

This parameter can be one of the following values:

- **RTC\_ADJ\_TIME\_1\_SEC**: correction reference time is 1 second.
- **RTC\_ADJ\_TIME\_10\_SEC**: correction reference time is 10 seconds.
- **RTC\_ADJ\_TIME\_20\_SEC**: correction reference time is 20 seconds.
- **RTC\_ADJ\_TIME\_30\_SEC**: correction reference time is 30 seconds.
- **RTC\_ADJ\_TIME\_1\_MIN**: correction reference time is 1 minute.

**Description:**

This function will set correction reference time.

**Return:**

None

**15.2.3.44 RTC\_SetCorrectionValue**

Set correction value.

**Prototype:**

void

RTC\_SetCorrectionValue(RTC\_CorrectionMode **Mode**,uint16\_t **Cnt**);

**Parameters:**

**Mode**: the mode of correction

This parameter can be one of the following values:

- **RTC\_CORRECTION\_PLUS**: a plus correction is applied.
- **RTC\_CORRECTION\_MINUS**: a minus correction is applied.

**Cnt**: a correction value per second.

For **RTC\_CORRECTION\_PLUS**, this parameter can only be 0~255.

For **RTC\_CORRECTION\_MINUS**, this parameter can only be 1~256.

**Description:**

This function will set correction value.

**Return:**

None

**15.2.4 Data Structure Description****15.2.4.1 RTC\_DateTypeDef****Data Fields:**

uint8\_t

**LeapYear** set leap year state, which can be set as:

- **RTC\_LEAP\_YEAR\_0**: Current year is a leap year.
- **RTC\_LEAP\_YEAR\_1**: Current year is the year following a leap year.
- **RTC\_LEAP\_YEAR\_2**: Current year is two years after a leap year.

- **RTC\_LEAP\_YEAR\_3:** Current year is three years after a leap year  
uint8\_t  
**Year** new year value, max is 99.  
uint8\_t  
**Month** new month value, ranging from 1 to 12.  
uint8\_t  
**Date** new date value, ranging from 1 to 31.  
uint8\_t  
**Day** new day value, which can be set as:
  - **RTC\_SUN:** Sunday.
  - **RTC\_MON:** Monday.
  - **RTC\_TUE:** Tuesday.
  - **RTC\_WED:** Wednesday.
  - **RTC\_THU:** Thursday.
  - **RTC\_FRI:** Friday.
  - **RTC\_SAT:** Saturday.

#### 15.2.4.2      RTC\_TimeTypeDef

##### Data Fields:

uint8\_t

**HourMode** select 24H mode or 12H mode, which can be set as:

- **RTC\_12\_HOUR\_MODE:** Hour mode is 12H mode
- **RTC\_24\_HOUR\_MODE:** Hour mode is 24H mode

uint8\_t

**Hour** new hour value, max value is 23 in 24H mode or 11 in 12H mode.

uint8\_t

**AmPm** select AM/PM mode for 12H mode, which can be set as:

- **RTC\_AM\_MODE:** select AM mode for 12H mode,
- **RTC\_PM\_MODE:** select PM mode for 12H mode.
- **RTC\_AMPM\_INVALID:** when hour mode is 24H mode.

uint8\_t

**Min** new minute value, max is 59.

uint8\_t

**Sec** new second value, max is 59.

#### 15.2.4.3      RTC\_AlarmTypeDef

##### Data Fields:

uint8\_t

**Date** new date value of RTC alarm, ranging from 1 to 31.

uint8\_t

**Day** new day value of RTC alarm, which can be set as:

- **RTC\_SUN:** Sunday.
- **RTC\_MON:** Monday.
- **RTC\_TUE:** Tuesday.
- **RTC\_WED:** Wednesday.
- **RTC\_THU:** Thursday.
- **RTC\_FRI:** Friday.
- **RTC\_SAT:** Saturday.

uint8\_t

**Hour** new hour value of RTC alarm, max value is 23 in 24H mode, max value is 11 in 12H mode.

uint8\_t

**AmPm** select AM/PM mode for 12H mode, which can be set as:

- **RTC\_AM\_MODE:** select AM mode for 12H mode,
- **RTC\_PM\_MODE:** select PM mode for 12H mode.
- **RTC\_AMPM\_INVALID:** when hour mode is 24H mode.

uint8\_t

**Min** new minute value of RTC alarm, max is 59.

## 16. SSP

### 16.1 Overview

TOSHIBA TMPM462x contains SSP (Synchronous Serial Port) module with 3 channels (SSP0, SSP1 and SSP2).

The SSP is an interface that enables serial communications with the peripheral devices with three types of synchronous serial interface functions.

The SSP performs serial-parallel conversion of the data received from a peripheral device. The transmit path buffers data in the independent 16-bit wide and 8-layered transmit FIFO in the transmit mode, and the receive path buffers data in the 16-bit wide and 8-layered receive FIFO in receive mode. Serial data is transmitted via SPDO and received via SPDI. The SSP contains a programmable prescaler to generate the serial output clock SPCLK from the input clock fsys. The operation mode, frame format, and data size of the SSP are programmed in the control registers SSP0CR0 and SSP0CR1.

All driver APIs are contained in /Libraries/TX04\_Periph\_Driver/src/tmpm462\_ssp.c, with /Libraries/TX04\_Periph\_Driver/inc/tmpm462\_ssp.h containing the macros, data types, structures and API definitions for use by applications.

### 16.2 API Functions

#### 16.2.1 Function List

- ◆ void SSP\_Enable(TSB\_SSP\_TypeDef \* **SSPx**);
- ◆ void SSP\_Disable(TSB\_SSP\_TypeDef \* **SSPx**);
- ◆ void SSP\_Init(TSB\_SSP\_TypeDef \* **SSPx**, SSP\_InitTypeDef \* **InitStruct**);
- ◆ void SSP\_SetClkPreScale(TSB\_SSP\_TypeDef \* **SSPx**, uint8\_t **PreScale**,  
                              uint8\_t **ClkRate**);
- ◆ void SSP\_SetFrameFormat(TSB\_SSP\_TypeDef \* **SSPx**,  
                              SSP\_FrameFormat **FrameFormat**);
- ◆ void SSP\_SetClkPolarity(TSB\_SSP\_TypeDef \* **SSPx**, SSP\_ClkPolarity **ClkPolarity**);
- ◆ void SSP\_SetClkPhase(TSB\_SSP\_TypeDef \* **SSPx**, SSP\_ClkPhase **ClkPhase**);
- ◆ void SSP\_SetDataSize(TSB\_SSP\_TypeDef \* **SSPx**, uint8\_t **DataSize**);
- ◆ void SSP\_SetSlaveOutputCtrl(TSB\_SSP\_TypeDef \* **SSPx**,  
                              FunctionalState **NewState**);
- ◆ void SSP\_SetMSMode(TSB\_SSP\_TypeDef \* **SSPx**, SSP\_MS\_Mode **Mode**);
- ◆ void SSP\_SetLoopBackMode(TSB\_SSP\_TypeDef \* **SSPx**,  
                              FunctionalState **NewState**);
- ◆ void SSP\_SetTxData(TSB\_SSP\_TypeDef \* **SSPx**, uint16\_t **Data**);
- ◆ uint16\_t SSP\_GetRxData(TSB\_SSP\_TypeDef \* **SSPx**);
- ◆ WorkState SSP\_GetWorkState(TSB\_SSP\_TypeDef \* **SSPx**);
- ◆ SSP\_FIFOState SSP\_GetFIFOState(TSB\_SSP\_TypeDef \* **SSPx**,  
                              SSP\_Direction **Direction**);
- ◆ void SSP\_SetINTConfig(TSB\_SSP\_TypeDef \* **SSPx**, uint32\_t **IntSrc**);
- ◆ SSP\_INTState SSP\_GetINTConfig(TSB\_SSP\_TypeDef \* **SSPx**);
- ◆ SSP\_INTState SSP\_GetPreEnableINTState(TSB\_SSP\_TypeDef \* **SSPx**);
- ◆ SSP\_INTState SSP\_GetPostEnableINTState(TSB\_SSP\_TypeDef \* **SSPx**);
- ◆ void SSP\_ClearINTFlag(TSB\_SSP\_TypeDef \* **SSPx**, uint32\_t **IntSrc**);

- 
- ◆ void SSP\_SetDMACtrl(TSB\_SSP\_TypeDef \* **SSPx**, SSP\_Direction **Direction**, FunctionalState **NewState**);

### 16.2.2 Detailed Description

Functions listed above can be divided into six parts:

- 1) Configure the common functions of SSP are handled by SSP\_Init(), which will call SSP\_SetClkPreScale(), SSP\_SetFrameFormat(), SSP\_SetClkPolarity(), SSP\_SetClkPhase(), SSP\_SetDataSize(), SSP\_SetMSMode().
- 2) Data transmit and receive are handled by SSP\_SetTxData(), SSP\_GetRxData() .
- 3) SSP interrupt relative function are: SSP\_SetINTConfig(), SSP\_GetINTConfig(), SSP\_GetPreEnableINTState(), SSP\_GetPostEnableINTState(), SSP\_ClearINTFlag().
- 4) Get SSP status are handled by SSP\_GetWorkState(), SSP\_GetFIFOState()
- 5) Enable/Disable SSP module are handled by SSP\_Enable(), SSP\_Disable().
- 6) SSP\_SetSlaveOutputCtrl(), SSP\_SetLoopBackMode() and SSP\_SetDMACtrl() handle other specified functions.

### 16.2.3 Function Documentation

\*Note: in all of the following APIs, parameter “TSB\_SSP\_TypeDef\* **SSPx**” can be one of the following values: **SSP0** ,**SSP1** or **SSP2**

#### 16.2.3.1 **SSP\_Enable**

Enable the specified SSP channel.

**Prototype:**

void

SSP\_Enable(TSB\_SSP\_TypeDef \* **SSPx**)

**Parameters:**

**SSPx:** Select the SSP channel.

**Description:**

This function is to enable specified SSP channel by **SSPx**.

**Return:**

None

#### 16.2.3.2 **SSP\_Disable**

Disable the specified SSP channel.

**Prototype:**

void

**SSP\_Disable(TSB\_SSP\_TypeDef \* *SSPx*)**

**Parameters:**

**SSPx:** Select the SSP channel.

**Description:**

This function is to disable specified SSP channel by **SSPx**.

**Return:**

None

### 16.2.3.3 **SSP\_Init**

Initialize the specified SSP channel through the data in structure **SSP\_InitTypeDef**.

**Prototype:**

```
void  
SSP_Init(TSB_SSP_TypeDef * SSPx,  
          SSP_InitTypeDef* InitStruct)
```

**Parameters:**

**SSPx:** Select the SSP channel.

**InitStruct:** It is a structure with detail as below:

```
typedef struct {  
    SSP_FrameFormat FrameFormat;  
    uint8_t PreScale;  
    uint8_t ClkRate;  
    SSP_ClkPolarity ClkPolarity;  
    SSP_ClkPhase ClkPhase;  
    uint8_t DataSize;  
    SSP_MS_Mode Mode;  
} SSP_InitTypeDef;
```

For detail of this structure, refer to part “Data Structure Description”.

**Description:**

This function will configure the SSP channel by **SSPx** and **SSP\_InitTypeDef** **InitStruct**.

It will call the functions below:

```
SSP_SetFrameFormat(),
SSP_SetClkPreScale(),
SSP_SetClkPolarity(),
SSP_SetClkPhase(),
SSP_SetDataSize(),
SSP_SetMSMode().
```

**Return:**

None

#### 16.2.3.4     **SSP\_SetClkPreScale**

Set the bit rate for transmit and receive for the specified SSP channel.

**Prototype:**

```
void
SSP_SetClkPreScale(TSB_SSP_TypeDef * SSPx,
                    uint8_t PreScale,
                    uint8_t ClkRate)
```

**Parameters:**

**SSPx**: Select the SSP channel

**PreScale**: Clock prescale divider, must be even number from 2 to 254.

**ClkRate**: Serial clock rate (from 0 to 255).

**Description:**

This function is to set the SSP channel by **SSPx**, the bit rate for transmit and receive by **PreScale** & **ClkRate**, generally it is called by **SSP\_Init()**.

This bit rate for Tx and Rx is obtained by the following equation:

$$\text{BitRate} = \text{fsys} / (\text{PreScale} \times (1 + \text{ClkRate}))$$

where **fsys** is the frequency of system.

**Return:**

None

### 16.2.3.5 SSP\_SetFrameFormat

Specify the Frame Format of specified SSP channel.

**Prototype:**

void

```
SSP_SetFrameFormat(TSB_SSP_TypeDef * SSPx,  
                    SSP_FrameFormat FrameFormat)
```

**Parameters:**

**SSPx**: Select the SSP channel.

**FrameFormat**: Frame format of SSP which can be:

- **SSP\_FORMAT\_SPI**: configure SSP module to SPI mode.
- **SSP\_FORMAT\_SSI**: configure SSP module to SSI mode.
- **SSP\_FORMAT\_MICROWIRE**: configure SSP module to Microwire mode.

**Description:**

This function is to set the SSP channel by **SSPx**, specify the Frame Format of SSP by **FrameFormat**, generally it is called by **SSP\_Init()**.

**Return:**

None

### 16.2.3.6 SSP\_SetClkPolarity

When specified SSP channel is configured as SPI mode, specify the clock polarity in its idle state.

**Prototype:**

void

```
SSP_SetClkPolarity(TSB_SSP_TypeDef * SSPx,  
                    SSP_ClkPolarity ClkPolarity)
```

**Parameters:**

**SSPx**: Select the SSP channel.

**ClkPolarity**: SPI clock polarity

This parameter can be one of the following values:

- **SSP\_POLARITY\_LOW**: SCLK pin is low level in idle state.
- **SSP\_POLARITY\_HIGH**: SCLK pin is high level in idle state.

**Description:**

---

This function is to set the SSP channel by **SSPx**, specify the clock polarity by **ClkPolarity** in idle state of SCLK pin when the Frame Format is set as SPI, generally it is called by **SSP\_Init()**.

**Return:**

None

### 16.2.3.7     **SSP\_SetClkPhase**

When specified SSP channel is configured as SPI mode, specify its clock phase.

**Prototype:**

void

```
SSP_SetClkPhase(TSB_SSP_TypeDef * SSPx,  
                  SSP_ClkPhase ClkPhase)
```

**Parameters:**

**SSPx**: Select the SSP channel.

**ClkPhase**: SPI clock phase

This parameter can be one of the following values:

- **SSP\_PHASE\_FIRST\_EDGE**: capture data in first edge of SCLK pin.
- **SSP\_PHASE\_SECOND\_EDGE**: capture data in second **edge** of SCLK pin.

**Description:**

This function is to set the SSP channel by **SSPx**, specify the clock phase by **ClkPhase** when the Frame Format is set as SPI, generally it is called by **SSP\_Init()**.

**Return:**

None

### 16.2.3.8     **SSP\_SetDataSize**

Set the Rx/Tx data size for the specified SSP channel.

**Prototype:**

Void

```
SSP_SetDataSize(TSB_SSP_TypeDef * SSPx,  
                  uint8_t DataSize)
```

**Parameters:**

**SSPx:** Select the SSP channel.

**DataSize:** Data size select from 4 to 16.

## Description:

This function is to set the SSP channel by **SSPx**, set the Rx/Tx Data Size by **DataSize**, generally it is called by **SSP\_Init()**.

## Return:

None

### **16.2.3.9 SSP\_SetSlaveOutputCtrl**

Enable/Disable slave mode output for the specified SSP channel.

## Prototype:

void

## Parameters:

**SSPx:** Select the SSP channel.

**NewState:** Specifies the state of the SPDO output when SSP is set in slave mode. This parameter can be one of the following values:

- **ENABLE**: enable the SPDO output.
  - **DISABLE**: disable the SPDO output.

### Description:

This function is to set the SSP channel by **SSPx**, Enable/Disable slave mode SPDO output by **NewState**.

## Return:

None

### **16.2.3.10 SSP SetMSMode**

Set the SSP Master or Slave mode for the specified SSP channel.

## Prototype:

void

SSP\_SetMSMode(TSB\_SSP\_TypeDef \* **SSPx**,  
                  **SSP\_MS\_Mode Mode**)

**Parameters:**

**SSPx**: Select the SSP channel.

**Mode**: Select the SSP mode

This parameter can be one of the following values:

- **SSP\_MASTER**: SSP run in master mode.
- **SSP\_SLAVE**: SSP run in slave mode.

**Description:**

This function is to set the SSP channel by **SSPx**, select the SSP run in Master mode or Slave mode by **Mode**.

**Return:**

None

### 16.2.3.11 **SSP\_SetLoopBackMode**

Set loop back mode of SSP for the specified SSP channel.

**Prototype:**

void

```
SSP_SetLoopBackMode(TSB_SSP_TypeDef * SSPx,  
                      FunctionalState NewState)
```

**Parameters:**

**SSPx**: Select the SSP channel.

**NewState**: Specifies the state for self-loop back of SSP.

This parameter can be one of the following values:

- **ENABLE**: enable the self-loop back mode.
- **DISABLE**: disable the self-loop back mode.

**Description:**

This function is to set the SSP channel by **SSPx**, the loop back mode of SSP by **NewState**.

For example, loop back mode can be enabled to do self testing between transmit and receive.

**Return:**

None

### 16.2.3.12 SSP\_SetTxData

Set the data to be sent into Tx FIFO of the specified SSP channel.

**Prototype:**

void

```
SSP_SetTxData(TSB_SSP_TypeDef * SSPx,  
              uint16_t Data)
```

**Parameters:**

**SSPx:** Select the SSP channel.

**Data:** 4~16bit data to be send

**Description:**

This function will set the data by **Data** and start to send it into Tx FIFO of the specified SSP channel by **SSPx**.

**Return:**

None

### 16.2.3.13 SSP\_GetRxData

Read the data received from Rx FIFO of the specified SSP channel.

**Prototype:**

uint16\_t

```
SSP_GetRxData(TSB_SSP_TypeDef * SSPx)
```

**Parameters:**

**SSPx:** Select the SSP channel.

**Description:**

This function will read received data from Rx FIFO of the specified SSP channel by **SSPx**.

**Return:**

Data with uint16\_t type

### 16.2.3.14 SSP\_GetWorkState

Get the Busy or Idle state of the specified SSP channel.

**Prototype:**

WorkState

SSP\_GetWorkState(TSB\_SSP\_TypeDef \* **SSPx**)

**Parameters:**

**SSPx**: Select the SSP channel.

**Description:**

This function will get the Busy/Idle state of the specified SSP channel by **SSPx**.

**Return:**

WorkState type, the value means:

**BUSY**: SSP module is busy.

**DONE**: SSP module is idle.

### 16.2.3.15    SSP\_GetFIFOState

Get the Busy or Idle state of the specified SSP channel.

**Prototype:**

SSP\_FIFOState

SSP\_GetFIFOState(TSB\_SSP\_TypeDef \* **SSPx**)

*SSP\_Direction Direction*)

**Parameters:**

**SSPx**: Select the SSP channel.

**Direction**: The direction which means transmit or receive

This parameter can be one of the following values:

- **SSP\_RX**: target is to check state of receive FIFO.
- **SSP\_TX**: target is to check state of transmit FIFO.

**Description:**

This function will get the specified SSP channel by **SSPx**, get the Rx/Tx FIFO state by **Direction**.

For example, data can be sent after judging Tx FIFO is available by the code below:

```
SSP_FIFOState fifoState;
```

```
fifoState = SSP_GetFIFOState(TSB_SSP0, SSP_TX);
```

```
        if ((fifoState == SSP_FIFO_EMPTY) || (fifoState ==  
SSP_FIFO_NORMAL))  
        { SSP_SetTxData(SSP0, data_to_be_sent ); }
```

**Return:**

The state of SSP FIFO, which can be

**SSP\_FIFO\_EMPTY:** FIFO is empty.

**SSP\_FIFO\_NORMAL:** FIFO is not full and not empty.

**SSP\_FIFO\_INVALID:** FIFO is invalid state.

**SSP\_FIFO\_FULL:** FIFO is full

#### 16.2.3.16 SSP\_SetINTConfig

Set the data to be sent into Tx FIFO of the specified SSP channel.

**Prototype:**

void

```
SSP_SetINTConfig(TSB_SSP_TypeDef * SSPx,  
                  uint32_t IntSrc)
```

**Parameters:**

**SSPx:** Select the SSP channel.

**IntSrc:** The interrupt source for SSP to be enabled or disabled.

To disable all interrupt sources, use the parameter:

- **SSP\_INTCFG\_NONE**

To enable the interrupt one by one, use the logical operator “ | ” with below parameter:

- **SSP\_INTCFG\_RX\_OVERRUN:** Receive overrun interrupt.
- **SSP\_INTCFG\_RX\_TIMEOUT:** Receive timeout interrupt.
- **SSP\_INTCFG\_RX:** Receive FIFO interrupt (at least half full).
- **SSP\_INTCFG\_TX:** Transmit FIFO interrupt (at least half empty).

To enable all the 4 interrupt above together, use the parameter:

- **SSP\_INTCFG\_ALL**

**Description:**

This function will specified SSP channel by **SSPx**, enable/disable interrupts by **IntSrc**.

For example, we can enable Tx and Rx interrupt by code like below:

```
SSP_SetINTConfig( SSP0, SSP_INTCFG_RX | SSP_INTCFG_TX )
```

**Return:**

None

### 16.2.3.17 SSP\_GetINTConfig

Get the Enable/Disable setting for each Interrupt source in the specified SSP channel.

**Prototype:**

SSP\_INTState

SSP\_GetINTConfig(TSB\_SSP\_TypeDef \* **SSPx**)

**Parameters:**

**SSPx**: Select the SSP channel.

**Description:**

This function will get the masked interrupt status of the specified SSP channel by **SSPx**.

For example, it can be used to check which interrupt source is enabled or disabled by SSP\_SetINTConfig().

**Return:**

SSP\_INTState type. It contains the state of SSP interrupt setting, for more detail refer to the description for union SSP\_INTState in "Data Structure Description" part.

### 16.2.3.18 SSP\_GetPreEnableINTState

Get the raw status of each interrupt source in the specified SSP channel.

**Prototype:**

SSP\_INTState

SSP\_GetPreEnableINTState(TSB\_SSP\_TypeDef \* **SSPx**)

**Parameters:**

**SSPx**: Select the SSP channel.

**Description:**

This function will get the pre-enable interrupt status of the specified SSP channel by **SSPx**.

**Return:**

SSP\_INTState type. It contains the pre-enable interrupt status (raw status before masked) , for more detail refer to the description for union SSP\_INTState in "Data Structure Description" part.

### 16.2.3.19    **SSP\_GetPostEnableINTState**

Get the specified SSP channel post-enable interrupt status. (after masked)

**Prototype:**

SSP\_INTState

SSP\_GetPostEnableINTState(TSB\_SSP\_TypeDef \* **SSPx**)

**Parameters:**

**SSPx**: Select the SSP channel.

**Description:**

This function will get post-enable interrupt status of the specified SSP channel by **SSPx**.

**Return:**

SSP\_INTState type. It contains the post-enable interrupt status (after masked) , for more detail refer to the description for union SSP\_INTState in "Data Structure Description" part.

### 16.2.3.20    **SSP\_ClearINTFlag**

Clear interrupt flag of specified SSP channel by writing '1' to correspond bit.

**Prototype:**

void

SSP\_ClearINTFlag(TSB\_SSP\_TypeDef \* **SSPx**,  
                  uint32\_t **IntSrc**)

**Parameters:**

**SSPx**: Select the SSP channel.

**IntSrc**: The interrupt source to be cleared.

This parameter can be one of the following values:

- **SSP\_INTCFG\_RX\_OVERRUN**: Receive overrun interrupt.
- **SSP\_INTCFG\_RX\_TIMEOUT**: Receive timeout interrupt.
- **SSP\_INTCFG\_ALL**: all the 2 interrupt above together

**Description:**

This function will clear interrupt flag by **IntSrc** of the specified SSP channel by **SSPx**.

**Return:**

None

### 16.2.3.21    **SSP\_SetDMACtrl**

Enable/Disable the DMA FIFO for Rx/Tx of specified SSP channel.

**Prototype:**

void

```
SSP_SetDMACtrl(TSB_SSP_TypeDef * SSPx,  
                SSP_Direction Direction,  
                FunctionalState NewState)
```

**Parameters:**

**SSPx**: Select the SSP channel.

**Direction**: The direction which means transmit or receive.

This parameter can be one of the following values:

- **SSP\_RX**: target is to set receive DMA FIFO.
- **SSP\_TX**: target is to set transmit DMA FIFO.

**NewState**: New state of DMA FIFO mode.

This parameter can be one of the following values:

- **ENABLE**: enables the DMA for FIFO.
- **DISABLE**: disables the DMA for FIFO.

**Description:**

This function will enable/disable the DMA FIFO Rx/Tx of the specified SSP channel by **SSPx**.

**Return:**

None

## 16.2.4    Data Structure Description

### 16.2.4.1    **SSP\_InitTypeDef**

**Data Fields for this structure:**

SSP\_FrameFormat

**FrameFormat** Set frame format of SSP.

Which can be:

- **SSP\_FORMAT\_SPI**: configure the SSP in SPI mode.
- **SSP\_FORMAT\_SSI**: configure the SSP in SSI mode.
- **SSP\_FORMAT\_MICROWIRE**: configure the SSP in Microwire mode

uint8\_t

**PreScale** Clock prescale divider, must be even number from 2 to 254.

SSP\_ClkPolarity

**ClkPolarity** SPI clock polarity, Specify the clock polarity in idle state of SCLK pin when the Frame Format is set as SPI.

Which can be:

- **SSP\_POLARITY\_LOW**: SCLK pin is low level in idle state.
- **SSP\_POLARITY\_HIGH**: SCLK pin is high level in idle state.

SSP\_ClkPhase

**ClkPhase** Specify the clock phase when the Frame Format is set as SPI.

Which can be:

- **SSP\_PHASE\_FIRST\_EDGE**: capture data in first edge of SCLK pin.
- **SSP\_PHASE\_SECOND\_EDGE**: capture data in second edge of SCLK pin.

uint8\_t

**DataSize** Select data size From 4 to 16

SSP\_MS\_Mode

**Mode** SSP device mode.

Which can be:

- **SSP\_MASTER**: SSP module is run in master mode.
- **SSP\_SLAVE**: SSP module is run in slave mode.

#### 16.2.4.2     SSP\_INTState

**Data Fields for this union:**

uint32\_t

**All**: SSP interrupt factor.

**Bit**

uint32\_t

**OverRun**:       1     Receive Overrun.

uint32\_t

**TimeOut**:       1     Receive Timeout.

uint32\_t

**Rx:** 1 Receive.  
uint32\_t  
**Tx:** 1 Transmit.  
uint32\_t  
**Reserved:** 28 Reserved.

## **17. TMRB**

## 17.1 Overview

TOSHIBA TMPM462x contains 16 channels of multi-functional 16-bit timer/event counter (TMRB0 through TMRBF). Each channel can operate in the following modes:

- Interval timer mode
  - Event counter mode
  - Programmable pulse generation (PPG) mode
  - Programmable pulse generation (PPG) external trigger mode

The use of the capture function allows TMRBs to perform the following three measurements:

- Frequency measurement
  - Pulse width measurement
  - Time difference measurement

TMPM462x also has 16-bit multi-purpose timer (MPT), when being operated in timer mode, they are the same as common timer channels.

The TMRB driver APIs provide a set of functions to configure each channel, such as setting the clock division, trailingtiming and leadingtiming duration, capture timing and flip-flop function. And to control the running state of each channel such as controlling up-counter, the output of flip-flop and to indicate the status of each channel such as returning the factor of interrupt, value in capture registers and so on.

All driver APIs are contained in /Libraries/TX04\_Periph\_Driver/src/tmpm462\_tmrb.c, with /Libraries/TX04\_Periph\_Driver/inc/tmpm462\_tmrb.h containing the macros, data types, structures and API definitions for use by applications.

## 17.2 API Functions

### 17.2.1 Function List

- 
- ◆ uint16\_t TMRB\_GetUpCntValue(TSB\_TB\_TypeDef \* **TBx**)
  - ◆ uint16\_t TMRB\_GetCaptureValue(TSB\_TB\_TypeDef \* **TBx**, uint8\_t **CapReg**)
  - ◆ void TMRB\_ExecuteSWCapture(TSB\_TB\_TypeDef \* **TBx**)
  - ◆ void TMRB\_SetIdleMode(TSB\_TB\_TypeDef \* **TBx**, FunctionalState **NewState**)
  - ◆ void TMRB\_SetSyncMode(TSB\_TB\_TypeDef \* **TBx**, FunctionalState **NewState**)
  - ◆ void TMRB\_SetDoubleBuf(TSB\_TB\_TypeDef \* **TBx**, FunctionalState **NewState**,  
                          uint8\_t **WriteRegMode**)
  - ◆ void TMRB\_SetExtStartTrg(TSB\_TB\_TypeDef \* **TBx**, FunctionalState **NewState**,  
                          uint8\_t **TrgMode**)
  - ◆ void TMRB\_SetClkInCoreHalt(TSB\_TB\_TypeDef \* **TBx**, uint8\_t **ClkState**)

## 17.2.2 Detailed Description

Functions listed above can be divided into four parts:

- 1) Configure and control the common functions of each TMRB channel are handled by TMRB\_Enable(), TMRB\_Disable(), TMRB\_Init(), TMRB\_SetRunState(), TMRB\_ChangeLeadingTiming() and TMRB\_ChangeTrailingTiming().
- 2) Capture function of each TMRB channel is handled by TMRB\_SetCaptureTiming(), and TMRB\_ExecuteSWCapture().
- 3) The status indication of each TMRB channel is handled by TMRB\_GetINTFactor(), TMRB\_GetUpCntValue() and TMRB\_GetCaptureValue().
- 4) TMRB\_SetFlipFlop(), TMRB\_SetINTMask(), TMRB\_SetIdleMode(), TMRB\_SetSyncMode(), TMRB\_SetDoubleBuf(), TMRB\_SetExtStartTrg() and TMRB\_SetClkInCoreHalt ()handle other specified functions.

## 17.2.3 Function Documentation

\*Note: in all of the following APIs, unless otherwise specified, the parameter:  
“TSB\_TB\_TypeDef\* **TBx**” can be one of the following values:

**TSB\_TB0, TSB\_TB1, TSB\_TB2, TSB\_TB3, TSB\_TB4, TSB\_TB5, TSB\_TB6,**  
**TSB\_TB7, TSB\_TB8, TSB\_TB9, TSB\_TBA, TSB\_TBB, TSB\_TBC, TSB TBD,**  
**TSB\_TBE, TSB\_TBF, TSB\_TB\_MPT0, TSB\_TB\_MPT1.**

### 17.2.3.1 TMRB\_Enable

Enable the specified TMRB channel.

**Prototype:**

void

TMRB\_Enable(TSB\_TB\_TypeDef\* **TBx**)

**Parameters:**

**TBx** is the specified TMRB channel.

**Description:**

This function will enable the specified TMRB channel selected by **TBx**.

If channel is MPT, this function will also select MPT channel as timer mode.

**Return:**

None

### 17.2.3.2 TMRB\_Disable

Disable the specified TMRB channel.

**Prototype:**

void

TMRB\_Disable(TSB\_TB\_TypeDef\* **TBx**)

**Parameters:**

**TBx** is the specified TMRB channel.

**Description:**

This function will disable the specified TMRB channel selected by **TBx**.

**Return:**

None

### 17.2.3.3 TMRB\_SetRunState

Start or stop counter of the specified TB channel.

**Prototype:**

void

TMRB\_SetRunState(TSB\_TB\_TypeDef\* **TBx**,  
                  uint32\_t **Cmd**)

**Parameters:**

**TBx** is the specified TMRB channel.

**Cmd** sets the state of up-counter, which can be:

- **TMRB\_RUN**: starting counting
- **TMRB\_STOP**: stopping counting

**Description:**

The up-counter of the specified TMRB channel starts counting if **Cmd** is **TMRB\_RUN** and up-counter stops counting and the value in up-counter register is clear if **Cmd** is **TMRB\_STOP**.

**Return:**

None

#### 17.2.3.4 TMRB\_Init

Initialize the specified TMRB channel.

**Prototype:**

void

```
TMRB_Init(TSB_TB_TypeDef* TBx,  
          TMRB_InitTypeDef* InitStruct)
```

**Parameters:**

**TBx** is the specified TMRB channel.

**InitStruct** is the structure containing basic TMRB configuration including count mode, source clock division, leadingtiming value, trailingtiming value and up-counter work mode (refer to “Data Structure Description” for details).

**Description:**

This function will initialize and configure the count mode, clock division, up-counter setting, trailingtiming and leadingtiming duration for the specified TMRB channel selected by **TBx**.

**Return:**

None

#### 17.2.3.5 TMRB\_SetCaptureTiming

Configure the capture timing and up-counter clearing timing.

**Prototype:**

void

```
TMRB_SetCaptureTiming(TSB_TB_TypeDef* TBx,  
                      uint32_t CaptureTiming)
```

**Parameters:**

**TBx** is the specified TMRB channel.

**CaptureTiming** specifies TMRB capture timing, which can be

When TBx = TSB\_TB\_MPT0 or TSB\_TB\_MPT1:

- **MPT\_DISABLE\_CAPTURE**: Capture is disabled.

- **MPT\_CAPTURE\_IN\_RISING:** At the rising edge of MTxTBIN input, counter values are captured to the capture register 0 (MTxCP0)
- **MPT\_CAPTURE\_IN\_RISING\_FALLING:** At the rising edge of MTxTBIN input, counter values are captured to the capture register 0 (MTxCP0).At the falling edge of MTxTBIN input, counter values are captured to the capture register 1 (MTxCP1).

When TBx = TSB\_TB0 to TSB\_TBF:

- **TMRB\_DISABLE\_CAPTURE:** Capture is disabled.
- **TMRB\_CAPTURE\_TBIN0\_TBIN1\_RISING:** Captures a counter value on rising edge of TBxIN0 input into Capture register 0 (TBxCP0).Captures a counter value on rising edge of TBxIN1 input into Capture register 1 (TBxCP1).  
**( Only TSB\_TB4 to TSB\_TBF can choose  
TMRB\_CAPTURE\_TBIN0\_TBIN1\_RISING )**
- **TMRB\_CAPTURE\_TBIN0\_RISING\_FALLING:** Captures a counter value on rising edge of TBxIN0 input into Capture register 0 (TBxCP0).Captures a counter value on falling edge of TBxIN0 input into Capture register 1 (TBxCP1).
- **TMRB\_CAPTURE\_TBFF0\_EDGE:** Captures a counter value on rising edge of TBxFF0 input into Capture register 0 (TBxCP0).Captures a counter value on falling edge of TBxFF0 input into Capture register 1 (TBxCP1).
- **TMRB\_CLEAR\_TBIN1\_RISING:** Clears up-counter on rising edge of TBxIN1 input.  
**( Only TSB\_TB4 to TSB\_TBF can choose  
TMRB\_CLEAR\_TBIN1\_RISING )**
- **TMRB\_CAPTURE\_TBIN0\_RISING\_CLEAR\_TBIN1\_RISING:**  
Captures a counter value on rising edge of TBxIN0 input into Capture register 0(TBxCP0); clears up-counter on rising edge of TBxIN1 input. If capture timing and up-counter clearing timing are same, capturing is performed first, and then up-counter is cleared.  
**( Only TSB\_TB4 to TSB\_TBF can choose  
TMRB\_CAPTURE\_TBIN0\_RISING\_CLEAR\_TBIN1\_RISING )**

#### Description:

This function will configure the capture timing and up-counter clearing timing.

#### Return:

None

#### 17.2.3.6 TMRB\_SetFlipFlop

Configure the flip-flop function of the specified TMRB channel.

#### Prototype:

void

```
TMRB_SetFlipFlop(TSB_TB_TypeDef* TBx,  
                  TMRB_FFOutputTypeDef* FFStruct)
```

#### Parameters:

***TBx*** is the specified TMRB channel.

**FFStruct** is the structure containing TMRB flip-flop function configuration including flip-flop output level and flip-flop-reverse trigger (refer to “Data Structure Description” for details).

**Description:**

This function will set the timing of changing the flip-flop output of the specified TMRB channel. Also the level of the output can be controlled by this API.

**Return:**

None

### 17.2.3.7      **TMRB\_GetINTFactor**

Indicate what causes the interrupt.

**Prototype:**

TMRB\_INTFactor

TMRB\_GetINTFactor(TSB\_TB\_TypeDef\* ***TBx***)

**Parameters:**

***TBx*** is the specified TMRB channel.

**Description:**

This function should be used in ISR to indicate the factor of interrupt. Bit of **MatchLeadingTiming** indicates if the up-counter matches with leadingtiming value, Bit of **MatchTrailingTiming** Indicates if the up-counter matches with trailingtiming value, and bit of **Overflow** indicates if overflow had occurred before the interrupt.

**Return:**

TMRB Interrupt factor. Each bit has the following meaning:

**MatchLeadingTiming**(Bit0): a match with the leadingtiming value is detected

**MatchTrailingTiming**(Bit1): a match with the trailingtiming value is detected

**OverFlow**(Bit2): an up-counter is overflow

**\*Note:**

It is recommended to use the following method to process different interrupt factor

```
TMRB_INTFactor factor = TMRB_GetINTFactor(TSB_TB0);
```

```
if (factor.Bit.MatchLeadingTiming) {
    // Do A
}

if (factor.Bit.MatchTrailingTiming) {
    // Do B
}

if (factor.Bit.OverFlow) {
    // Do C
}
```

### 17.2.3.8 TMRB\_SetINTMask

Mask the specified TMRB interrupt.

**Prototype:**

```
void
TMRB_SetINTMask(TSB_TB_TypeDef* TBx,
                 uint32_t INTMask)
```

**Parameters:**

**TBx** is the specified TMRB channel.

**INTMask** specifies the interrupt to be masked, which can be

➤ **TMRB\_MASK\_MATCH\_TRAILING\_INT**: Mask the interrupt the factor of which is that the value in up-counter and trailingtiming are match.

➤ **TMRB\_MASK\_MATCH.LEADING\_INT**: Mask the interrupt the factor of which is that the value in up-counter and leadingtiming are match.

➤ **TMRB\_MASK\_OVERFLOW\_INT**: Mask the interrupt the factor of which is the occurrence of overflow.

➤ **TMRB\_NO\_INT\_MASK**: Unmask the interrupt.

➤ **TMRB\_MASK\_MATCH.LEADING\_INT |**

**TMRB\_MASK\_MATCH\_TRAILING\_INT**: Mask the interrupt the factor of which is that the value in up-counter and trailingtiming are match or mask the interrupt the factor of which is that the value in up-counter and leadingtiming are match.

➤ **TMRB\_MASK\_MATCH.LEADING\_INT |**

**TMRB\_MASK\_OVERFLOW\_INT**: Mask the interrupt the factor of which is that the value in up-counter and leadingtiming are match or mask the interrupt the factor of which is the occurrence of overflow.

➤ **TMRB\_MASK\_MATCH\_TRAILING\_INT |**

**TMRB\_MASK\_OVERFLOW\_INT**: Mask the interrupt the factor of which is that the value in up-counter and trailingtiming are match or mask the interrupt the factor of which is the occurrence of overflow.

➤ **TMRB\_MASK\_MATCH.LEADING\_INT |**

**TMRB\_MASK\_MATCH\_TRAILING\_INT | TMRB\_MASK\_OVERFLOW\_INT**: Mask the interrupt the factor of which is that the value in up-counter and

trailingtiming are match or mask the interrupt the factor of which is that the value in up-counter and leadingtiming are match or mask the interrupt the factor of which is the occurrence of overflow

**Description:**

If **TMRB\_MASK\_MATCH\_TRAILING\_INT** is selected, the interrupt of the specified TMRB channel will not happen when the value in up-counter and trailingtiming are match.

If **TMRB\_MASK\_MATCH.LEADING\_INT** is selected, the interrupt of the specified TMRB channel will not happen when the value in up-counter and leadingtiming are match.

If **TMRB\_MASK\_OVERFLOW\_INT** is selected, the interrupt of the specified TMRB channel will not happen even if there is an occurrence of overflow.

If **TMRB\_NO\_INT\_MASK** is selected, all interrupt masks will be cleared.

If the combination of **TMRB\_MASK\_MATCH\_TRAILING\_INT** and **TMRB\_MASK\_MATCH.LEADING\_INT** and **TMRB\_MASK\_OVERFLOW\_INT** is selected, the interrupt of the specified TMRB channel will not happen even if the relevant situation happened.

**Return:**

None

### 17.2.3.9      **TMRB\_ChangeLeadingTiming**

Change the value of leadingtiming for the specified channel.

**Prototype:**

void

```
TMRB_ChangeLeadingTiming(TSB_TB_TypeDef* TBx,  
                          uint32_t LeadingTiming)
```

**Parameters:**

**TBx** is the specified TMRB channel.

**LeadingTiming** specifies the value of leadingtiming, max. is 0xFFFF.

**Description:**

This function will specify the absolute value of leadingtiming for the specified TMRB. The actual interval of leadingtiming depends on the configuration of CG and the value of **ClikDiv** (refer to “Data Structure Description” for details).

**Return:**

None

**\*Note:**

*LeadingTiming* can not exceed *TrailingTiming*.

### 17.2.3.10 TMRB\_ChangeTrailingTiming

Change the value of trailingtiming for the specified channel.

**Prototype:**

void

```
TMRB_ChangeTrailingTiming(TSB_TB_TypeDef* TBx,  
                           uint32_t TrailingTiming)
```

**Parameters:**

**TBx** is the specified TMRB channel.

**TrailingTiming** specifies the value of trailingtiming, max. is 0xFFFF.

**Description:**

This function will specify the absolute value of trailingtiming for the specified TMRB. The actual interval of trailingtiming depends on the configuration of CG and the value of **ClkDiv** (refer to “Data Structure Description” for details).

**Return:**

None

**\*Note:**

**TrailingTiming** must be not smaller than **LeadingTiming**. And the value of TBxRG0/1 must be set as TBxRG0 < TBxRG1 in PPG mode.

### 17.2.3.11 TMRB\_GetUpCntValue

Get up-counter value of the specified TMRB channel.

**Prototype:**

uint16\_t

```
TMRB_GetUpCntValue(TSB_TB_TypeDef* TBx)
```

**Parameters:**

**TBx** is the specified TMRB channel.

**Description:**

This function will return the value in up-counter of the specified TMRB channel.

**Return:**

The value of up-counter

### 17.2.3.12 TMRB\_GetCaptureValue

Get the value of capture register0 or capture register1 of the specified TMRB channel.

**Prototype:**

```
uint16_t  
TMRB_GetCaptureValue(TSB_TB_TypeDef* TBx,  
                      uint8_t CapReg)
```

**Parameters:**

**TBx** is the specified TMRB channel.

**CapReg** is used to choose to return the value of capture register0 or to return the value of capture register1, which can be one of the following,

- **TMRB\_CAPTURE\_0**: specifying capture register0.
- **TMRB\_CAPTURE\_1**: specifying capture register1.

**Description:**

This function will return the value of capture register0 of the specified TMRB channel if **CapReg** is **TMRB\_CAPTURE\_0**, and will return the value of capture register1 of the specified TMRB channel if **CapReg** is **TMRB\_CAPTURE\_1**.

**Return:**

The captured value

### 17.2.3.13 TMRB\_ExecuteSWCapture

Capture counter by software and take them into capture register 0 of the specified TMRB channel.

**Prototype:**

```
void  
TMRB_ExecuteSWCapture(TSB_TB_TypeDef* TBx)
```

**Parameters:**

**TBx** is the specified TMRB channel.

**Description:**

This function will capture the up-counter of the specified TMRB channel by software and take the value into the capture register0.

**Return:**

None

**17.2.3.14 TMRB\_SetIdleMode**

Enable or disable the specified TMRB channel when system is in idle mode.

**Prototype:**

void

TMRB\_SetIdleMode(TSB\_TB\_TypeDef\* ***TBx***,  
FunctionalState ***NewState***)

**Parameters:**

***TBx*** is the specified TMRB channel.

***NewState*** specifies the state of the TMRB when system is idle mode, which can be

- **ENABLE**: enables the TMRB channel,
- **DISABLE**: disables the TMRB channel.

**Description:**

The specified TMRB channel can still be running if ***NewState*** is **ENABLE** even if system enters idle mode. **DISABLE** can stop the running TMRB if system enters idle mode.

**Return:**

None

**17.2.3.15 TMRB\_SetSyncMode**

Enable or disable the synchronous mode of specified TMRB channel.

**Prototype:**

void

TMRB\_SetSyncMode(TSB\_TB\_TypeDef\* ***TBx***,  
FunctionalState ***NewState***)

**Parameters:**

*TBx* is the specified TMRB channel, which can be

**TSB\_TB1, TSB\_TB2, TSB\_TB3, TSB\_TB5, TSB\_TB6, TSB\_TB7, TSB\_TB9,  
TSB\_TBA, TSB\_TBB.**

**NewState** specifies the state of the synchronous mode of the TMRB, which can be

- **ENABLE:** enables the synchronous mode,
- **DISABLE:** disables the synchronous mode.

**Description:**

If the synchronous mode is enabled for TMRB1 through TMRB3, their start timing is synchronized with TMRB0. If the synchronous mode is enabled for TMRB5 through TMRB7, their start timing is synchronized with TMRB4. If the synchronous mode is enabled for TMRB9 through TMRB8, their start timing is synchronized with TMRB8.

**Return:**

None

**\*Note:**

TMRB1 through TMRB3, TMRB5 through TMRB7, TMRB9 through TMRB8 must start counting by calling **TMRB\_SetRunState()** before TMRB0, TMRB4 , TMRB8 start counting, so that start timing can be synchronized.

### 17.2.3.16    **TMRB\_SetDoubleBuf**

Enable or disable double buffering for the specified TMRB channel and set the timing to write to timer register 0 and 1 when double buffer enabled.

**Prototype:**

void

```
TMRB_SetDoubleBuf(TSB_TB_TypeDef* TBx,  
                    FunctionalState NewState,  
                    uint8_t WriteRegMode)
```

**Parameters:**

*TBx* is the specified TMRB channel.

**NewState** specifies the state of double buffering of the TMRB, which can be

- **ENABLE:** enables double buffering,
- **DISABLE:** disables double buffering.

**WriteRegMode** specifies timing to write to timer register 0 and 1 when double buffer enabled, which can be

- 
- **TMRB\_WRITE\_REG\_SEPARATE:** Timer register 0 and 1 can be written separately, even in case writing preparation is ready for only one register.
  - **TMRB\_WRITE\_REG\_SIMULTANEOUS:** In case both registers are not ready to be written, timer registers 0 and 1 can't be written.

**Description:**

The register TBxRG0 (**LeadingTiming**) and TBxRG1 (**TrailingTiming**) and their buffers are assigned to the same address. If double buffering is disabled, the same value is written to the registers and their buffers.

If double buffering is enabled, the value is only written to each register buffer. Therefore, to write an initial value to the registers, TBxRG0 (**LeadingTiming**) and TBxRG1 (**TrailingTiming**), the double buffering must be set to **DISABLE**. Then **ENABLE** double buffering and write the following data to the register, which can be loaded when the corresponding interrupt occurs automatically.

**Return:**

None

**\*Note:**

**WriteRegMode** is invalid for TMRB0~TMRB7. So when this API is used for these channels, 0 is recommended for **WriteRegMode**.

### 17.2.3.17 TMRB\_SetExtStartTrg

Enable or disable external trigger TBxIN to start count and set the active edge.

**Prototype:**

void

```
TMRB_SetExtStartTrg (TSB_TB_TypeDef* TBx,  
                      FunctionalState NewState,  
                      uint8_t TrgMode)
```

**Parameters:**

**TBx** is the specified TMRB channel.

**NewState** specifies the state external trigger, which can be

- **ENABLE:** use external trigger signal,
- **DISABLE:** use software start.

**TrgMode** specifies active edge of the external trigger signal. which can be

- **TMRB\_TRG\_EDGE\_RISING:** Select rising edge of external trigger.
- **TMRB\_TRG\_EDGE\_FALLING:** Select falling edge of external trigger.

**Description:**

This function will enable or disable external trigger to start count and set the active edge.

**Return:**

None

### 17.2.3.18 TMRB\_SetClkInCoreHalt

Enable or disable clock operation in Core HALT during debug mode.

**Prototype:**

void

TMRB\_SetClkInCoreHalt (TSB\_TB\_TypeDef\* **TBx**, uint8\_t **ClkState**)

**Parameters:**

**TBx** is the specified TMRB channel.

**ClkState** specifies timer state in HALT mode, which can be

- **TMRB\_RUNNING\_IN\_CORE\_HALT**: clock not stops in Core HALT
- **TMRB\_STOP\_IN\_CORE\_HALT**: clock stops in Core HALT.

**Description:**

This function will set enable or disable clock operation in Core HALT during debug mode.

**Return:**

None

## 17.2.4 Data Structure Description

### 17.2.4.1 TMRB\_InitTypeDef

**Data Fields:**

uint32\_t

**Mode** selects TMRB working mode between **TMRB\_INTERVAL\_TIMER** (internal interval timer mode) and **TMRB\_EVENT\_CNT** (external event counter).

uint32\_t

**ClkDiv** specifies the division of the source clock for the internal interval timer, which can be set as:

- **TMRB\_CLK\_DIV\_2**, which means that the frequency of source clock for internal interval timer is quotient of fperiph divided by 2;
- **TMRB\_CLK\_DIV\_8**, which means that the frequency of source clock for internal interval timer is quotient of fperiph divided by 8;
- **TMRB\_CLK\_DIV\_32**, which means that the frequency of source clock for internal interval timer is quotient of fperiph divided by 32.
- **TMRB\_CLK\_DIV\_64**, which means that the frequency of source clock for internal interval timer is quotient of fperiph divided by 64(TMRB0~TMRBF only).

- 
- **TMRB\_CLK\_DIV\_128**, which means that the frequency of source clock for internal interval timer is quotient of fperiph divided by 128(TMRB0~TMRBF only).
  - **TMRB\_CLK\_DIV\_256**, which means that the frequency of source clock for internal interval timer is quotient of fperiph divided by 256(TMRB0~TMRBF only).
  - **TMRB\_CLK\_DIV\_512**, which means that the frequency of source clock for internal interval timer is quotient of fperiph divided by 512(TMRB0~TMRBF only).

uint32\_t

**TrailingTiming** specifies the trailingtiming value to be written into TBnRG1, max. 0xFFFF.

uint32\_t

**UpCntCtrl** selects up-counter work mode, which can be set as:

- **TMRB\_FREE\_RUN**, which means that the up-counter will not stop counting even when the value in it is match with trailingtiming, until it reaches 0xFFFF, then it will be cleared and starting counting from 0.(TMRB0~TMRBF only)
- **TMRB\_AUTO\_CLEAR**, which means that the up-counter will restart counting from 0 immediately when the value in up-counter matches **TrailingTiming**. (TMRB0~TMRBF only)
- **MPT\_FREE\_RUN**, which means that the up-counter will not stop counting even when the value in it is match with trailingtiming, until it reaches 0xFFFF, then it will be cleared and starting counting from 0. (MPT0~MPT1 only)
- **MPT\_AUTO\_CLEAR**, which means that the up-counter will restart counting from 0 immediately when the value in up-counter matches **TrailingTiming**. (MPT0~MPT1 only)

uint32\_t

**LeadingTiming** specifies the leadingtiming value to be written into TBnRG0, max. 0xFFFF, and it can not be set larger than **TrailingTiming**.

#### 17.2.4.2 TMRB\_FFOutputTypeDef

**Data Fields:**

uint32\_t

**FlipflopCtrl** selects the level of flip-flop output which can be

- **TMRB\_FLIPFLOP\_INVERT**: setting output reversed by using software.
- **TMRB\_FLIPFLOP\_SET**: setting output to be high level.
- **TMRB\_FLIPFLOP\_CLEAR**: setting output to be low level.

uint32\_t

**FlipflopReverseTrg** specifies the reverse trigger of the flip-flop output, which can be set as:

- **TMRB\_DISALBE\_FLIPFLOP**, which disables the flip-flop output reverse trigger,

- **TMRB\_FLIPFLOP\_TAKE\_CATPURE\_0**, which means that the reversing flip-flop output will be triggered when the up-counter value is taken into capture register 0,
- **TMRB\_FLIPFLOP\_TAKE\_CATPURE\_1**, which means that the reversing flip-flop output will be triggered when the up-counter value is taken into capture register 1,
- **TMRB\_FLIPFLOP\_MATCH\_TRAILING**, which means that the reversing flip-flop output will be triggered when the up-counter matches the trailingtiming,
- **TMRB\_FLIPFLOP\_MATCH.LEADING**, which means that the reversing flip-flop output will be triggered when the up-counter matches the leadingtiming.

#### 17.2.4.3 TMRB\_INTFactor

##### Data Fields:

uint32\_t

**All:** TMRB interrupt factor.

##### Bit

uint32\_t

**MatchLeadingTiming:** 1 a match with the leadingtiming value is detected

uint32\_t

**MatchTrailingTiming :** 1 a match with the trailingtiming value is detected

uint32\_t

**OverFlow :** 1 an up-counter is overflow

uint32\_t

**Reserverd :** 29 -

## 18. UART/SIO

### 18.1 Overview

TMPM462x has ten serial I/O channels. Each channel can operate in both UART mode (asynchronous communication) and I/O Interface mode (synchronous communication), which can be 7-bit length, 8-bit length and 9-bit length.

In 9-bit UART mode, a wakeup function can be used when the master controller can start up slave controllers via the serial link (multi-controller system).

The UART driver APIs provide a set of functions to configure each channel, including such common parameters as baud rate, bit length, parity check, stop bit, flow control, and to control transfer like sending/receiving data, checking error and so on.

All driver APIs are contained in /Libraries/TX04\_Periph\_Driver/src/tmpm462\_uart.c, with /Libraries/TX04\_Periph\_Driver/inc/tmpm462\_uart.h containing the macros, data types, structures and API definitions for use by applications.

### 18.2 API Functions

#### 18.2.1 Function List

- ◆ void UART\_Enable(TSB\_SC\_TypeDef\* **UARTx**)
- ◆ void UART\_Disable(TSB\_SC\_TypeDef\* **UARTx**)
- ◆ WorkState UART\_GetBufState(TSB\_SC\_TypeDef\* **UARTx**, uint8\_t **Direction**)
- ◆ void UART\_SWReset(TSB\_SC\_TypeDef\* **UARTx**)
- ◆ void UART\_Init(TSB\_SC\_TypeDef\* **UARTx**, UART\_InitTypeDef\* **InitStruct**)
- ◆ uint32\_t UART\_GetRxData(TSB\_SC\_TypeDef\* **UARTx**)
- ◆ void UART\_SetTxData(TSB\_SC\_TypeDef\* **UARTx**, uint32\_t **Data**)
- ◆ void UART\_DefaultConfig(TSB\_SC\_TypeDef\* **UARTx**)
- ◆ UART\_Err UART\_GetErrState(TSB\_SC\_TypeDef\* **UARTx**)
- ◆ void UART\_SetWakeUpFunc(TSB\_SC\_TypeDef\* **UARTx**, FunctionalState **NewState**)
- ◆ void UART\_SetIdleMode(TSB\_SC\_TypeDef\* **UARTx**, FunctionalState **NewState**)
- ◆ void UART\_FIFOConfig(TSB\_SC\_TypeDef \* **UARTx**, FunctionalState **NewState**);
- ◆ void UART\_SetFIFOTransferMode(TSB\_SC\_TypeDef \* **UARTx**, uint32\_t **TransferMode**);
- ◆ void UART\_TRxAutoDisable(TSB\_SC\_TypeDef \* **UARTx**, UART\_TRxAutoDisable **TRxAutoDisable**);
- ◆ void UART\_RxFIFOINTCtrl(TSB\_SC\_TypeDef \* **UARTx**, FunctionalState **NewState**);
- ◆ void UART\_TxFIFOINTCtrl(TSB\_SC\_TypeDef \* **UARTx**, FunctionalState **NewState**);
- ◆ void UART\_RxFIFOByteSel(TSB\_SC\_TypeDef \* **UARTx**, uint32\_t **BytesUsed**);
- ◆ void UART\_RxFIFOFillLevel(TSB\_SC\_TypeDef \* **UARTx**, uint32\_t **RxFIFOLevel**);
- ◆ void UART\_RxFIFOINTSel(TSB\_SC\_TypeDef \* **UARTx**, uint32\_t **RxINTCondition**);
- ◆ void UART\_RxFIFOClear(TSB\_SC\_TypeDef \* **UARTx**);
- ◆ void UART\_TxFIFOFillLevel(TSB\_SC\_TypeDef \* **UARTx**, uint32\_t **TxFIFOLevel**);
- ◆ void UART\_TxFIFOINTSel(TSB\_SC\_TypeDef \* **UARTx**, uint32\_t **TxINTCondition**);
- ◆ void UART\_TxFIFOClear(TSB\_SC\_TypeDef \* **UARTx**);
- ◆ void UART\_TxBufferClear(TSB\_SC\_TypeDef \* **UARTx**);
- ◆ uint32\_t UART\_GetRxFIFOFillLevelStatus(TSB\_SC\_TypeDef \* **UARTx**);
- ◆ uint32\_t UART\_GetRxFIFOOverRunStatus(TSB\_SC\_TypeDef \* **UARTx**);

- 
- ◆ uint32\_t UART\_GetTxFIFOFillLevelStatus(TSB\_SC\_TypeDef \* **UARTx**);
  - ◆ uint32\_t UART\_GetTxFIFOUnderRunStatus(TSB\_SC\_TypeDef \* **UARTx**);
  - ◆ void UART\_SetInputClock(TSB\_SC\_TypeDef \* **UARTx**, uint32\_t **clock**)
  - ◆ void SIO\_SetInputClock(TSB\_SC\_TypeDef \* **SIOx**, uint32\_t **Clock**)
  - ◆ void SIO\_Enable(TSB\_SC\_TypeDef\* **SIOx**)
  - ◆ void SIO\_Disable(TSB\_SC\_TypeDef\* **SIOx**)
  - ◆ void SIO\_Init(TSB\_SC\_TypeDef\* **SIOx**,  
                  uint32\_t **IOClkSel**,  
                  UART\_InitTypeDef\* **InitStruct**)
  - ◆ uint8\_t SIO\_GetRxData(TSB\_SC\_TypeDef\* **SIOx**)
  - ◆ void SIO\_SetTxData(TSB\_SC\_TypeDef\* **SIOx**, uint8\_t **Data**)

### 18.2.2 Detailed Description

Functions listed above can be divided into four parts:

- 1) Initialize and configure the common functions of each UART channel are handled by **UART\_Enable()**, **UART\_Disable()**, **UART\_SetInputClock()**, **UART\_Init()** and **UART\_DefaultConfig()**, **SIO\_Enable()**, **SIO\_Disable()**, **SIO\_SetInputClock()**, **SIO\_Init()**.
- 2) Transfer control and error check of each UART channel are handled by **UART\_GetBufState()**, **UART\_GetRxData()**, **UART\_SetTxData()** and **UART\_GetErrState()**, **SIO\_GetRxData()**, **SIO\_SetTxData()**.
- 3) **UART\_SWReset()**, **UART\_SetWakeUpFunc()** and **UART\_SetIdleMode()** handle other specified functions.
- 4) FIFO operation functions are **UART\_FIFOConfig()**, **UART\_SetFIFOTransferMode()**, **UART\_TrxAutoDisable()**, **UART\_RxFIFOINTCtrl()**, **UART\_TxFIFOINTCtrl()**,  
**UART\_RxFIFOByteSel()**, **UART\_RxFIFOFillLevel()**, **UART\_RxFIFOINTSel()**,  
**UART\_RxFIFOClear()**, **UART\_TxFIFOFillLevel()**, **UART\_TxFIFOINTSel()**.  
**UART\_TxFIFOClear()**, **UART\_TxBufferClear ()**, **UART\_GetRxFIFOFillLevelStatus()**,  
**UART\_GetRxFIFOOverRunStatus()**, **UART\_GetTxFIFOFillLevelStatus()**, and  
**UART\_GetTxFIFOUnderRunStatus()**,

### 18.2.3 Function Documentation

\*Note: in all of the following APIs, parameter “TSB\_SC\_TypeDef\* **UARTx**” can be one of the following values:

**UART0, UART1, UART2, UART3, UART4, UART5, UART6,**  
**UART7, UART8, UART9.**

parameter “TSB\_SC\_TypeDef\* **SIOx**” can be one of the following values:  
**SIO0, SIO1, SIO2, SIO3, SIO4, SIO5, SIO6, SIO7, SIO8, SIO9.**

#### 18.2.3.1 **UART\_Enable**

Enable the specified UART channel.

**Prototype:**

void

**UART\_Enable(TSB\_SC\_TypeDef\* **UARTx**)**

**Parameters:**

*UARTx* is the specified UART channel.

**Description:**

This function will enable the specified UART channel selected by *UARTx*.

**Return:**

None

### 18.2.3.2     UART\_Disable

Disable the specified UART channel.

**Prototype:**

void

UART\_Disable(TSB\_SC\_TypeDef\* *UARTx*)

**Parameters:**

*UARTx* is the specified UART channel.

**Description:**

This function will disable the specified UART channel selected by *UARTx*.

**Return:**

None

### 18.2.3.3     UART\_GetBufState

Indicate the state of transmission or reception buffer.

**Prototype:**

WorkState

UART\_GetBufState(TSB\_SC\_TypeDef\* *UARTx*,  
                          uint8\_t *Direction*)

**Parameters:**

*UARTx* is the specified UART channel.

*Direction* select the direction of transfer, which can be one of:

- **UART\_RX** for reception
- **UART\_TX** for transmission

**Description:**

When **Direction** is **UART\_RX**, the function returns the state of the reception buffer, which can be **DONE**, meaning that the data received has been saved into the buffer, or **BUSY**, meaning that the data reception is in progress. When **Direction** is **UART\_TX**, the function returns state of the reception buffer, which can be **DONE**, meaning that the data to be set in the buffer has been sent, or **BUSY**, the data transmission is in progress.

**Return:**

**DONE** means that the buffer can be read or written.

**BUSY** means that the transfer is ongoing.

#### 18.2.3.4      **UART\_SWReset**

Reset the specified UART channel.

**Prototype:**

void

UART\_SWReset(TSB\_SC\_TypeDef\* **UARTx**)

**Parameters:**

**UARTx** is the specified UART channel.

**Description:**

This function will reset the specified UART channel selected by **UARTx**.

**Return:**

None

#### 18.2.3.5      **UART\_Init**

Initialize and configure the specified UART channel.

**Prototype:**

void

UART\_Init(TSB\_SC\_TypeDef\* **UARTx**,  
          UART\_InitTypeDef\* **InitStruct**)

**Parameters:**

**UARTx** is the specified UART channel.

**InitStruct** is the structure containing basic UART configuration including baud rate, data bits per transfer, stop bits, parity, transfer mode and flow control (refer to “Data Structure Description” for details).

**Description:**

This function will initialize and configure the baud rate, the number of bits per transfer, stop bit, parity, transfer mode and flow control for the specified UART channel selected by **UARTx**.

**Return:**

None

### 18.2.3.6      **UART\_GetRxData**

Get data received from the specified UART channel.

**Prototype:**

```
uint32_t  
UART_GetRxData(TSB_SC_TypeDef* UARTx)
```

**Parameters:**

**UARTx** is the specified UART channel.

**Description:**

This function will get the data received from the specified UART channel selected by **UARTx**. It is appropriate to call the function after **UART\_GetBufState(UARTx, UART\_RX)** returns **DONE** or in an ISR of UART (serial channel).

**Return:**

Data which has been received

### 18.2.3.7      **UART\_SetTxData**

Set data to be sent and start transmitting from the specified UART channel.

**Prototype:**

```
void  
UART_SetTxData(TSB_SC_TypeDef* UARTx,  
                  uint32_t Data)
```

**Parameters:**

**UARTx** is the specified UART channel.

**Data** is a frame to be sent, which can be 7-bit, 8-bit or 9-bit, depending on the initialization.

**Description:**

This function will set the data to be sent from the specified UART channel selected by **UARTx**. It is appropriate to call the function after **UART\_GetBufState(UARTx, UART\_TX)** returns **DONE** or in an ISR of UART (serial channel).

**Return:**

None

### 18.2.3.8     **UART\_DefaultConfig**

Initialize the specified UART channel in the default configuration.

**Prototype:**

void

**UART\_DefaultConfig(TSB\_SC\_TypeDef\* *UARTx*)**

**Parameters:**

**UARTx** is the specified UART channel.

**Description:**

This function will initialize the selected UART channel in the following configuration:

Baud rate: 115200 bps

Data bits: 8 bits

Stop bits: 1 bit

Parity: None

Flow Control: None

Both transmission and reception are enabled. And baud rate generator is used as source clock.

**Return:**

None

### 18.2.3.9     **UART\_GetErrState**

Get error flag of the transfer from the specified UART channel.

**Prototype:**

UART\_Err  
UART\_GetErrState(TSB\_SC\_TypeDef\* **UARTx**)

**Parameters:**

**UARTx** is the specified UART channel.

**Description:**

This function will check whether an error occurs at the last transfer and return the result, which can be **UART\_NO\_ERR**, meaning no error, **UART\_OVERRUN**, meaning overrun, **UART\_PARITY\_ERR**, meaning even or odd parity error, **UART\_FRAMING\_ERR**, meaning framing error, and **UART\_ERRS**, meaning more than one error above.

**Return:**

**UART\_NO\_ERR** means there is no error in the last transfer.  
**UART\_OVERRUN** means that overrun occurs in the last transfer.  
**UART\_PARITY\_ERR** means either even parity or odd parity fails.  
**UART\_FRAMING\_ERR** means there is framing error in the last transfer.  
**UART\_ERRS** means that 2 or more errors occurred in the last transfer.

### 18.2.3.10    **UART\_SetWakeUpFunc**

Enable or disable wake-up function in 9-bit mode of the specified UART channel.

**Prototype:**

void  
UART\_SetWakeUpFunc(TSB\_SC\_TypeDef\* **UARTx**,  
                            FunctionalState **NewState**)

**Parameters:**

**UARTx** is the specified UART channel.  
**NewState** is the new state of wake-up function.  
This parameter can be one of the following values:  
**ENABLE** or **DISABLE**

**Description:**

This function will enable wake-up function of the specified UART channel selected by **UARTx** when **NewState** is **ENABLE**, and disable the wake-up function when **NewState** is **DISABLE**. Most of all, the wake-up function is only working in 9-bit UART mode.

**Return:**

None

### 18.2.3.11    **UART\_SetInputClock**

Selects input clock for prescaler.

**Prototype:**

void

```
UART_SetInputClock (TSB_SC_TypeDef * UARTx,  
                          uint32_t clock)
```

**Parameters:**

**UARTx** is the specified UART channel.

**Clock** is Selects input clock for prescaler as PhiT0/2 or PhiT0.

This parameter can be one of the following values:

**0** :PhiT0/2

**1** :PhiT0

**Description:**

This function will select the specified UART channel by **UARTx** and specified the input clock for prescaler by **clock**

**Return:**

None

### 18.2.3.12    **UART\_SetIdleMode**

Enable or disable the specified UART channel when system is in idle mode.

**Prototype:**

void

```
UART_SetIdleMode(TSB_SC_TypeDef* UARTx,  
                          FunctionalState NewState)
```

**Parameters:**

**UARTx** is the specified UART channel.

**NewState** is the new state of the UART channel in system idle mode.

This parameter can be one of the following values:

**ENABLE** or **DISABLE**

**Description:**

This function will enable the specified UART channel selected by **UARTx** in system idle mode when **NewState** is **ENABLE**, and disable the channel when **NewState** is **DISABLE**.

**Return:**

None

**18.2.3.13    UART\_FIFOConfig**

Enable or disable the FIFO of specified UART channel.

**Prototype:**

void

```
UART_FIFOConfig (TSB_SC_TypeDef* UARTx,  
                  FunctionalState NewState);
```

**Parameters:**

**UARTx** is the specified UART channel.

**NewState** is the new state of the UART FIFO.

This parameter can be one of the following values:

**ENABLE** or **DISABLE**

**Description:**

This function will enable the specified UART channel selected by **UARTx** in UART FIFO when **NewState** is **ENABLE**, and disable the channel when **NewState** is **DISABLE**.

**Return:**

None

**18.2.3.14    UART\_SetFIFOTransferMode**

Transfer mode setting.

**Prototype:**

void

```
UART_SetFIFOTransferMode (TSB_SC_TypeDef* UARTx,  
                          uint32_t TransferMode);
```

**Parameters:**

**UARTx** is the specified UART channel.

**TransferMode** Transfer mode.

This parameter can be one of the following values:

**UART\_TRANSFER\_PROHIBIT**,**UART\_TRANSFER\_HALFDPX\_RX**,**UART\_TRANSFER\_HALFDPX\_TX** or **UART\_TRANSFER\_FULLDPX**.

**Description:**

Transfer mode setting.

**Return:**

None

### 18.2.3.15    **UART\_TRxAutoDisable**

Controls automatic disabling of transmission and reception.

**Prototype:**

void

```
UART_TRxAutoDisable (TSB_SC_TypeDef* UARTx,  
                          UART_TRxAutoDisable TRxAutoDisable);
```

**Parameters:**

**UARTx** is the specified UART channel.

**TRxAutoDisable** Disabling transmission and reception or not

This parameter can be one of the following values:

**UART\_RXTCNT\_NONE** or **UART\_RXTCNT\_AUTODISABLE** .

**Description:**

Controls automatic disabling of transmission and reception.

**Return:**

None

### 18.2.3.16    **UART\_RxFIFOINTCtrl**

Enable or disable receive interrupt for receive FIFO.

**Prototype:**

void

```
UART_RxFIFOINTCtrl (TSB_SC_TypeDef* UARTx,
```

FunctionalState *NewState*);

## Parameters:

***UARTx*** is the specified UART channel.

**NewState** is new state of receive interrupt for receive FIFO.

This parameter can be one of the following values:

## **ENABLE or DISABLE**

## Description:

Enable or disable receive interrupt for receive FIFO.

### **Return:**

None

### 18.2.3.17    **UART\_TxFIFOINTCtrl**

Enable or disable transmit interrupt for transmit FIFO.

## Prototype:

void

UART\_TxFIFOINTCtrl (TSB\_SC\_TypeDef\* **UARTx**,  
FunctionalState **NewState**);

### Parameters:

**UARTx** is the specified UART channel.

**NewState** is new state of transmit interrupt for transmit FIFO.

This parameter can be one of the following values:

## **ENABLE or DISABLE**

**Description:**

Enable or disable transmit interrupt for transmit FIFO.

### **Return:**

None

### **18.2.3.18      UART\_RxFIFOByteSel**

Bytes used in receive FIFO.

## Prototype:

```
void  
UART_RxFIFOByteSel (TSB_SC_TypeDef* UARTx,  
                      uint32_t BytesUsed);
```

**Parameters:**

**UARTx** is the specified UART channel.

**BytesUsed** is bytes used in receive FIFO.

This parameter can be one of the following values:

**UART\_RXFIFO\_MAX** or **UART\_RXFIFO\_RXFLEVEL**

**Description:**

Bytes used in receive FIFO.

**Return:**

None

### 18.2.3.19    **UART\_RxFIFOFillLevel**

Receive FIFO fill level to generate receive interrupts.

**Prototype:**

```
void  
UART_RxFIFOFillLevel (TSB_SC_TypeDef* UARTx,  
                      uint32_t RxFIFOLevel);
```

**Parameters:**

**UARTx** is the specified UART channel.

**RxFIFOLevel** is receive FIFO fill level.

This parameter can be one of the following values:

**UART\_RXFIFO4B\_FLEVLE\_4\_2B**, **UART\_RXFIFO4B\_FLEVLE\_1\_1B**,  
**UART\_RXFIFO4B\_FLEVLE\_2\_2B** or **UART\_RXFIFO4B\_FLEVLE\_3\_1B**.

**Description:**

Receive FIFO fill level to generate receive interrupts.

**Return:**

None

### 18.2.3.20    **UART\_RxFIFOINTSel**

Select RX interrupt generation condition.

**Prototype:**

void

```
UART_RxFIFOINTSel (TSB_SC_TypeDef* UARTx,  
                          uint32_t RxINTCondition);
```

**Parameters:**

**UARTx** is the specified UART channel.

**RxINTCondition** is RX interrupt generation condition.

This parameter can be one of the following values:

**UART\_RFIS\_REACH\_FLEVEL** or **UART\_RFIS\_REACH\_EXCEED\_FLEVEL**

**Description:**

Select RX interrupt generation condition.

**Return:**

None

### 18.2.3.21    **UART\_RxFIFOClear**

Receive FIFO clear.

**Prototype:**

void

```
UART_RxFIFOClear (TSB_SC_TypeDef* UARTx);
```

**Parameters:**

**UARTx** is the specified UART channel.

**Description:**

Receive FIFO clear.

**Return:**

None

### 18.2.3.22    **UART\_TxFIFOFillLevel**

Transmit FIFO fill level to generate transmit interrupts.

**Prototype:**

void

```
UART_TxFIFOFillLevel (TSB_SC_TypeDef* UARTx,  
                          uint32_t TxFIFOLevel);
```

**Parameters:**

**UARTx** is the specified UART channel.

**TxFIFOLevel** is transmit FIFO fill level.

This parameter can be one of the following values:

**UART\_TXFIFO4B\_FLEVLE\_0\_0B**, **UART\_TXFIFO4B\_FLEVLE\_1\_1B**,

**UART\_TXFIFO4B\_FLEVLE\_2\_0B** or **UART\_TXFIFO4B\_FLEVLE\_3\_1B**.

**Description:**

Transmit FIFO fill level to generate transmit interrupts.

**Return:**

None

### 18.2.3.23    **UART\_TxFIFOINTSel**

Select TX interrupt generation condition.

**Prototype:**

void

```
UART_TxFIFOINTSel (TSB_SC_TypeDef* UARTx,  
                          uint32_t TxINTCondition);
```

**Parameters:**

**UARTx** is the specified UART channel.

**TxINTCondition** is TX interrupt generation condition.

This parameter can be one of the following values:

**UART\_TFIS\_REACH\_FLEVEL** or **UART\_TFIS\_NOREACH\_FLEVEL**.

**Description:**

Select TX interrupt generation condition.

**Return:**

None

**18.2.3.24    UART\_TxFIFOClear**

TransmitFIFO clear.

**Prototype:**

```
void  
UART_TxFIFOClear (TSB_SC_TypeDef* UARTx);
```

**Parameters:**

**UARTx** is the specified UART channel.

**Description:**

Transmit FIFO clear.

**Return:**

None

**18.2.3.25    UART\_TxBufferClear**

Transmit buffer clear.

**Prototype:**

```
void  
UART_TxBufferClear (TSB_SC_TypeDef* UARTx);
```

**Parameters:**

**UARTx** is the specified UART channel.

**Description:**

Transmit buffer clear.

**Return:**

None

### 18.2.3.26    **UART\_GetRxFIFOFillLevelStatus**

Status of receive FIFO fill level.

**Prototype:**

```
uint32_t  
UART_GetRxFIFOFillLevelStatus (TSB_SC_TypeDef* UARTx);
```

**Parameters:**

**UARTx** is the specified UART channel.

**Description:**

Status of receive FIFO fill level.

**Return:**

**UART\_RXFIFO\_EMPTY**: TX FIFO fill level is empty.

**UART\_RXFIFO\_1B**: TX FIFO fill level is 1 byte.

**UART\_RXFIFO\_2B**: TX FIFO fill level is 2 bytes.

**UART\_RXFIFO\_3B**: TX FIFO fill level is 3 bytes.

**UART\_RXFIFO\_4B**: TX FIFO fill level is 4 bytes.

### 18.2.3.27    **UART\_GetRxFIFOOverRunStatus**

Receive FIFO overrun.

**Prototype:**

```
uint32_t  
UART_GetRxFIFOOverRunStatus (TSB_SC_TypeDef* UARTx);
```

**Parameters:**

**UARTx** is the specified UART channel.

**Description:**

Receive FIFO overrun.

**Return:**

**UART\_RXFIFO\_OVERRUN**: Flags for RX FIFO overrun.

### 18.2.3.28    **UART\_GetTxFIFOFillLevelStatus**

Status of transmit FIFO fill level.

**Prototype:**

```
uint32_t  
UART_GetTxFIFOFillLevelStatus (TSB_SC_TypeDef* UARTx);
```

**Parameters:**

**UARTx** is the specified UART channel.

**Description:**

Status of transmit FIFO fill level.

**Return:**

**UART\_TXFIFO\_EMPTY**: TX FIFO fill level is empty.

**UART\_TXFIFO\_1B**: TX FIFO fill level is 1 byte.

**UART\_TXFIFO\_2B**: TX FIFO fill level is 2 bytes.

**UART\_TXFIFO\_3B**: TX FIFO fill level is 3 bytes.

**UART\_TXFIFO\_4B**: TX FIFO fill level is 4 bytes.

### 18.2.3.29    **UART\_GetTxFIFOUnderRunStatus**

Transmit FIFO under run

**Prototype:**

```
uint32_t  
UART_GetTxFIFOUnderRunStatus (TSB_SC_TypeDef* UARTx);
```

**Parameters:**

**UARTx** is the specified UART channel.

**Description:**

Transmit FIFO under run

**Return:**

**UART\_TXFIFO\_UNDERRUN**: Flags for TX FIFO under-run.

### 18.2.3.30    **SIO\_SetInputClock**

Selects input clock for prescaler.

**Prototype:**

```
void  
SIO_SetInputClock (TSB_SC_TypeDef * SIOx,  
                    uint32_t Clock)
```

**Parameters:**

**SIOx** is the specified SIO channel.

**Clock** is Selects input clock for prescaler as PhiT0/2 or PhiT0.

This parameter can be one of the following values:

**SIO\_CLOCK\_T0\_HALF** :PhiT0/2

**SIO\_CLOCK\_T0** :PhiT0

**Description:**

This function will select the specified SIO channel by **SIOx** and specified the input clock for prescaler by **clock**

**Return:**

None

### 18.2.3.31 SIO\_Enable

Enable the specified SIO channel.

**Prototype:**

```
void  
SIO_Enable(TSB_SC_TypeDef* SIOx)
```

**Parameters:**

**SIOx** is the specified SIO channel.

**Description:**

This function will enable the specified SIO channel selected by **SIOx**.

**Return:**

None

### 18.2.3.32 SIO\_Disable

Disable the specified SIO channel.

**Prototype:**

```
void  
SIO_Disable(TSB_SC_TypeDef* SIOx)
```

**Parameters:**

**SIOx** is the specified SIO channel.

**Description:**

This function will disable the specified SIO channel selected by **SIOx**.

**Return:**

None

### 18.2.3.33    **SIO\_GetRxData**

Get data received from the specified SIO channel.

**Prototype:**

```
Uint8_t  
SIO_GetRxData(TSB_SC_TypeDef* SIOx)
```

**Parameters:**

**SIOx** is the specified SIO channel.

**Description:**

This function will get the data received from the specified SIO channel selected by **SIOx**.

**Return:**

Data which has been received

### 18.2.3.34    **SIO\_SetTxData**

Set data to be sent and start transmitting from the specified SIO channel.

**Prototype:**

```
void  
SIO_SetTxData(TSB_SC_TypeDef* SIOx,  
              Uint8_t Data)
```

**Parameters:**

**SIOx** is the specified SIO channel.

**Data** is a frame to be sent.

**Description:**

This function will set the data to be sent from the specified SIO channel selected by **SIOx**.

**Return:**

None

### 18.2.3.35 SIO\_Init

Initialize and configure the specified SIO channel.

**Prototype:**

```
void  
SIO_Init(TSB_SC_TypeDef* SIOx,  
          uint32_t IOClkSel,  
          SIO_InitTypeDef* InitStruct)
```

**Parameters:**

**SIOx** is the specified SIO channel.

**IOClkSel** is the selected clock.

This parameter can be one of the following values:

**SIO\_CLK\_SCLKOUTPUT** or **SIO\_CLK\_SCLKINPUT**.

**InitStruct** is the structure containing basic SIO configuration. (refer to “Data Structure Description” for details).

**Description:**

This function will initialize and configure the specified SIO channel selected by **SIOx**.

**Return:**

None

## 18.2.4 Data Structure Description

### 18.2.4.1 UART\_InitTypeDef

#### Data Fields:

uint32\_t

**BaudRate** configures the UART communication baud rate ranging from 2400(bps) to 115200(bps) (\*).

uint32\_t

**DataBits** specifies data bits per transfer, which can be set as:

- **UART\_DATA\_BITS\_7** for 7-bit mode
- **UART\_DATA\_BITS\_8** for 8-bit mode
- **UART\_DATA\_BITS\_9** for 9-bit mode

uint32\_t

**StopBits** specifies the length of stop bit transmission in UART mode, which can be set as:

- **UART\_STOP\_BITS\_1** for 1 stop bit
- **UART\_STOP\_BITS\_2** for 2 stop bits

uint32\_t

**Parity** specifies the parity mode, which can be set as:

- **UART\_NO\_PARITY** for no parity
- **UART\_EVEN\_PARITY** for even parity
- **UART\_ODD\_PARITY** for odd parity

uint32\_t

**Mode** enables or disables reception, transmission or both, which can be set as one of the followings or both by using a logical OR operation:

- **UART\_ENABLE\_TX** for enabling transmission
- **UART\_ENABLE\_RX** for enabling reception

uint32\_t

**FlowCtrl** specifies whether the hardware flow control mode is enabled or disabled (\*\*). It can be set as:

- **UART\_NONE\_FLOW\_CTRL** for no flow control

### 18.2.4.2 SIO\_InitTypeDef

#### Data Fields:

uint32\_t

**InputClockEdge** Select the input clock edge, which can be set as:

- **SIO\_SCLKS\_TXDF\_RXDR** Data in the transfer buffer is sent to TXDx pin one bit at a time on the falling edge of SCLKx, data from RXDx pin is received in the receive buffer one bit at a time on the rising edge of SCLKx.
- **SIO\_SCLKS\_TXDR\_RXDF** Data in the transfer buffer is sent to TXDx pin one bit at a time on the rising edge of SCLKx, data from RXDx pin is received in the receive buffer one bit at a time on the falling edge of SCLKx.

uint32\_t

**TIDLE** The status of TXDx pin after output of the last bit, which can be set as:

- **SIO\_TIDLE\_LOW** Set the status of TXDx pin keep a low level output.

- **SIO\_TIDLE\_HIGH** Set the status of TXDx pin keep a high level output.
- **SIO\_TIDLE\_LAST** Set the status of TXDx pin keep a last bit.

uint32\_t

**TXDEMP** The status of TXDx pin when an under run error is occurred in SCLK input mode, which can be set as:

- **SIO\_TXDEMP\_LOW** Set the status of TXDx pin is low level output.
- **SIO\_TXDEMP\_HIGH** Set the status of TXDx pin is high level output.

uint32\_t

**EHOLDTime** The last bit hold time of TXDx pin in SCLK input mode, which can be set as:

- **SIO\_EHOLD\_FC\_2** Set a last bit hold time is 2/fc.
- **SIO\_EHOLD\_FC\_4** Set a last bit hold time is 4/fc.
- **SIO\_EHOLD\_FC\_8** Set a last bit hold time is 8/fc.
- **SIO\_EHOLD\_FC\_16** Set a last bit hold time is 16/fc.
- **SIO\_EHOLD\_FC\_32** Set a last bit hold time is 32/fc.
- **SIO\_EHOLD\_FC\_64** Set a last bit hold time is 64/fc.
- **SIO\_EHOLD\_FC\_128** Set a last bit hold time is 128/fc.

uint32\_t

**IntervalTime** Setting interval time of continuous transmission, which can be set as:

- **SIO\_SINT\_TIME\_NONE** Interval time is None.
- **SIO\_SINT\_TIME\_SCLK\_1** Interval time is 1xSCLK.
- **SIO\_SINT\_TIME\_SCLK\_2** Interval time is 2xSCLK.
- **SIO\_SINT\_TIME\_SCLK\_4** Interval time is 4xSCLK.
- **SIO\_SINT\_TIME\_SCLK\_8** Interval time is 8xSCLK.
- **SIO\_SINT\_TIME\_SCLK\_16** Interval time is 16xSCLK.
- **SIO\_SINT\_TIME\_SCLK\_32** Interval time is 32xSCLK.
- **SIO\_SINT\_TIME\_SCLK\_64** Interval time is 64xSCLK.

uint32\_t

**TransferMode** Setting transfer mode, which can be set as:

- **SIO\_TRANSFER\_PROHIBIT** Transfer prohibit.
- **SIO\_TRANSFER\_HALFDPX\_RX** Half duplex(Receive).
- **SIO\_TRANSFER\_HALFDPX\_TX** Half duplex(Transmit).
- **SIO\_TRANSFER\_FULLDPX** Full duplex.

uint32\_t

**TransferDir** Setting transfer mode, which can be set as:

- **SIO\_LSB\_FRIST** LSB first.
- **SIO\_MSB\_FRIST** MSB first.

uint32\_t

**Mode** enables or disables reception, transmission or both, which can be set as one of the followings or both by using a logical OR operation:

- **UART\_ENABLE\_TX** for enabling transmission.
- **UART\_ENABLE\_RX** for enabling reception.

uint32\_t

**DoubleBuffer** Double Buffer mode, which can be set as:

- **SIO\_WBUF\_DISABLE** Double buffer disable.
- **SIO\_WBUF\_ENABLE** Double buffer enable.

uint32\_t

**BaudRateClock** Select the input clock for baud rate generator, which can be set as:

- **SIO\_BR\_CLOCK\_TS0** Select the input clock to baud rate generator is TS0.
- **SIO\_BR\_CLOCK\_TS2** Select the input clock to baud rate generator is TS2.
- **SIO\_BR\_CLOCK\_TS8** Select the input clock to baud rate generator is TS8.
- **SIO\_BR\_CLOCK\_TS32** Select the input clock to baud rate generator is TS32.

uint32\_t

**Divider** Division ratio "N", which can be set as :

- **SIO\_BR\_DIVIDER\_16** Division ratio is 16.
- **SIO\_BR\_DIVIDER\_1** Division ratio is 1.
- **SIO\_BR\_DIVIDER\_2** Division ratio is 2.
- **SIO\_BR\_DIVIDER\_3** Division ratio is 3.
- **SIO\_BR\_DIVIDER\_4** Division ratio is 4.
- **SIO\_BR\_DIVIDER\_5** Division ratio is 5.
- **SIO\_BR\_DIVIDER\_6** Division ratio is 6.
- **SIO\_BR\_DIVIDER\_7** Division ratio is 7.
- **SIO\_BR\_DIVIDER\_8** Division ratio is 8.
- **SIO\_BR\_DIVIDER\_9** Division ratio is 9.
- **SIO\_BR\_DIVIDER\_10** Division ratio is 10.
- **SIO\_BR\_DIVIDER\_11** Division ratio is 11.
- **SIO\_BR\_DIVIDER\_12** Division ratio is 12.
- **SIO\_BR\_DIVIDER\_13** Division ratio is 13.
- **SIO\_BR\_DIVIDER\_14** Division ratio is 14.
- **SIO\_BR\_DIVIDER\_15** Division ratio is 15.

## 19. uDMAC

### 19.1 Overview

TMPM462x incorporates 3 units of built-in DMA controller.

The main functions for one unit are shown below:

Functions	Features		Descriptions
Channels	32 channels		-
Start trigger	Start by Hardware		DMA requests from peripheral functions
	Start by Software		Specified by DMAxChnlSwRequest register
Priority	Between channels	ch0 (high priority) > ... > ch31 (high priority) > ch0 (Normal priority) > ... > ch31 (Normal priority)	High-priority can be configured by DMAxChnlPriority-Set register
Transfer data size	8/16/32bit		Can be specified source and destination independently
The number of transfer	1 to 4095 times		-
Address	Transfer source address	Increment / fixed	Transfer source address and destination address can be selected to increment or fixed.
	transfer destination address	Increment / fixed	
Endian	Little Endian		-
Transfer type	Peripheral (register) → memory Memory → peripheral (register) Memory → memory		If you select memory to memory, hardware start for DMA start up is not supported. Refer to the DMAxConfiguration register for more information.
Interrupt function	Transfer end interrupt Error interrupt		Output for each unit
Transfer mode	Basic mode Automatic request mode Ping-pong mode Memory scatter / gather mode Peripheral scatter / gather mode		-

The uDMAC API provides a set of functions for using the TMPM462 uDMAC modules. It includes uDMAC transfer type set, channel set, mask set, primary/alternative data area set, channel priority, initialize data filling and so on.

This driver is contained in TX04\_Periph\_Driver\src\tmpm462\_udmac.c, with TX04\_Periph\_Driver\inc\tmpm462\_udmac.h containing the API definitions for use by applications.

**\*Note:** In this document, DMAC means uDMAC.

## 19.2 API Functions

### 19.2.1 Function List

- ◆ FunctionalState DMAC\_GetDMACState(TSB\_DMA\_TypeDef \* **DMACx**)
- ◆ void DMAC\_Enable(TSB\_DMA\_TypeDef \* **DMACx**)
- ◆ void DMAC\_Disable(TSB\_DMA\_TypeDef \* **DMACx**)
- ◆ void DMAC\_SetPrimaryBaseAddr(TSB\_DMA\_TypeDef \* **DMACx**, uint32\_t **Addr**)
- ◆ uint32\_t DMAC\_GetBaseAddr(TSB\_DMA\_TypeDef \* **DMACx**,  
                                  DMAC\_PrimaryAlt **PriAlt**)
- ◆ void DMAC\_SetSWReq(TSB\_DMA\_TypeDef \* **DMACx**,  
                          uint8\_t **Channel**)
- ◆ void DMACA\_SetTransferType(DMACA\_Channel **Channel**,  
                                  DMAC\_TransferType **Type**)
- ◆ DMAC\_TransferType DMACA\_GetTransferType( DMACA\_Channel **Channel**)
- ◆ void DMAC\_SetMask(TSB\_DMA\_TypeDef \* **DMACx**,  
                          uint8\_t **Channel**,  
                                  FunctionalState **NewState**)
- ◆ FunctionalState DMAC\_GetMask(TSB\_DMA\_TypeDef \* **DMACx**,  
                          uint8\_t **Channel**)
- ◆ void DMAC\_SetChannel(TSB\_DMA\_TypeDef \* **DMACx**,  
                          uint8\_t **Channel**,  
                                  FunctionalState **NewState**)
- ◆ FunctionalState DMAC\_GetChannelState(TSB\_DMA\_TypeDef \* **DMACx**,  
                          uint8\_t **Channel**)
- ◆ void DMAC\_SetPrimaryAlt(TSB\_DMA\_TypeDef \* **DMACx**,  
                          uint8\_t **Channel**  
                                  DMAC\_PrimaryAlt **PriAlt**)
- ◆ DMAC\_PrimaryAlt DMAC\_GetPrimaryAlt(TSB\_DMA\_TypeDef \* **DMACx**,  
                          uint8\_t **Channel**)
- ◆ void DMAC\_SetChannelPriority(TSB\_DMA\_TypeDef \* **DMACx**,  
                          uint8\_t **Channel**,  
                                  DMAC\_Priority **Priority**)
- ◆ DMAC\_Priority DMAC\_GetChannelPriority(TSB\_DMA\_TypeDef \* **DMACx**,  
                          uint8\_t **Channel**)
- ◆ void DMAC\_ClearBusErr(TSB\_DMA\_TypeDef \* **DMACx**)
- ◆ Result DMAC\_GetBusErrState(TSB\_DMA\_TypeDef \* **DMACx**)
- ◆ void DMAC\_FillInitData(TSB\_DMA\_TypeDef \* **DMACx**,  
                          uint8\_t **Channel**,  
                                  DMAC\_InitTypeDef \* **InitStruct**)
- ◆ DMACA\_Flag DMACA\_GetINTFlag(void)
- ◆ DMACB\_Flag DMACB\_GetINTFlag(void)
- ◆ DMACC\_Flag DMACC\_GetINTFlag(void)

### 19.2.2 Detailed Description

Functions listed above can be divided into six parts:

- 
- 1) uDMAC configuration by DMACA\_SetTransferType(), DMACA\_GetTransferType(),  
DMAC\_SetMask(), DMAC\_GetMask(), DMAC\_SetChannel(), DMAC\_GetChannelStat  
e(), DMAC\_SetPrimaryAlt(), DMAC\_GetPrimaryAlt(), DMAC\_SetChannelPriority(), DM  
AC\_GetChannelPriority().
  - 2) uDMAC enable/disable by DMAC\_GetDMACState(), DMAC\_Enable(),  
DMAC\_Disable().
  - 3) uDMAC software trigger by DMAC\_SetSWReq().
  - 4) uDMAC bus error by DMAC\_ClearBusErr(), DMAC\_GetBusErrState().
  - 5) uDMAC control data area filled by: DMAC\_FillInitData(),  
DMAC\_SetPrimaryBaseAddr(), DMAC\_GetBaseAddr().
  - 6) uDMAC factor flag by DMACA\_GetINTFlag(), DMACB\_GetINTFlag(),  
DMACC\_GetINTFlag(),

### 19.2.3 Function Documentation

**\*NOTE: For the parameter ‘DMACx’ and ‘Channel’ of all functions, if there isn’t special explanation, the sentence ‘DMACx: Select DMAC unit.’ and ‘Channel: Select channel’ will follow the content below:**

**DMACx:** Select DMAC unit.

This parameter can be one of the following values:

- **DMAC\_UNIT\_A:** DMAC unit A
- **DMAC\_UNIT\_B:** DMAC unit B
- **DMAC\_UNIT\_C:** DMAC unit C

**Channel:** Select channel.

The parameter can be one of the following values:

For DMAC\_UNIT\_A:

- **DMACA\_ADC\_COMPLETION :** ADC conversion completion
- **DMACA\_SSP0\_RX :** SSP0 reception
- **DMACA\_SSP0\_TX :** SSP0 transmission
- **DMACA\_SSP1\_RX :** SSP1 reception
- **DMACA\_SSP1\_TX :** SSP1 transmission
- **DMACA\_SSP2\_RX :** SSP2 reception
- **DMACA\_SSP2\_TX :** SSP2 transmission
- **DMACA\_UART0\_RX :** UART0 reception
- **DMACA\_UART0\_TX :** UART0 transmission
- **DMACA\_UART1\_RX :** UART1 reception
- **DMACA\_UART1\_TX :** UART1 transmission
- **DMACA\_I2C0\_RX\_TX :** I2C0 transmission/reception
- **DMACA\_I2C1\_RX\_TX :** I2C1 transmission/reception
- **DMACA\_I2C2\_RX\_TX :** I2C2 transmission/reception
- **DMACA\_I2C3\_RX\_TX :** I2C3 transmission/reception
- **DMACA\_I2C4\_RX\_TX :** I2C4 transmission/reception
- **DMACA\_DMAREQA :** DMA UNITA request pin DMAREQA

For DMAC\_UNIT\_B:

- **DMACB\_SIO0\_UART0\_RX :** SIO/UART0 reception
- **DMACB\_SIO0\_UART0\_TX :** SIO/UART0 transmission

- **DMACB\_SIO1\_UART1\_RX** : SIO/UART1 reception
- **DMACB\_SIO1\_UART1\_TX** : SIO/UART1 transmission
- **DMACB\_SIO2\_UART2\_RX** : SIO/UART2 reception
- **DMACB\_SIO2\_UART2\_TX** : SIO/UART2 transmission
- **DMACB\_SIO6\_UART6\_RX** : SIO/UART6 reception
- **DMACB\_SIO6\_UART6\_TX** : SIO/UART6 transmission
- **DMACB\_SIO7\_UART7\_RX** : SIO/UART7 reception
- **DMACB\_SIO7\_UART7\_TX** : SIO/UART7 transmission
- **DMACB\_TMRB0\_CMP\_MATCH** : TMRB0 compare match
- **DMACB\_TMRB1\_CMP\_MATCH** : TMRB1 compare match
- **DMACB\_TMRB2\_CMP\_MATCH** : TMRB2 compare match
- **DMACB\_TMRB3\_CMP\_MATCH** : TMRB3 compare match
- **DMACB\_TMRB4\_CMP\_MATCH** : TMRB4 compare match
- **DMACB\_TMRB5\_CMP\_MATCH** : TMRB5 compare match
- **DMACB\_TMRB6\_CMP\_MATCH** : TMRB6 compare match
- **DMACB\_TMRB7\_CMP\_MATCH** : TMRB7 compare match
- **DMACB\_TMRBF\_CMP\_MATCH** : TMRBF compare match
- **DMACB\_TMRB0\_INPUT\_CAP0** : TMRB0 input capture 0
- **DMACB\_TMRB0\_INPUT\_CAP1** : TMRB0 input capture 1
- **DMACB\_TMRB1\_INPUT\_CAP0** : TMRB1 input capture 0
- **DMACB\_TMRB1\_INPUT\_CAP1** : TMRB1 input capture 1
- **DMACB\_TMRB2\_INPUT\_CAP0** : TMRB2 input capture 0
- **DMACB\_TMRB2\_INPUT\_CAP1** : TMRB2 input capture 1
- **DMACB\_TMRB3\_INPUT\_CAP0** : TMRB3 input capture 0
- **DMACB\_TMRB3\_INPUT\_CAP1** : TMRB3 input capture 1
- **DMACB\_TMRB4\_INPUT\_CAP0** : TMRB4 input capture 0
- **DMACB\_TMRB4\_INPUT\_CAP1** : TMRB4 input capture 1
- **DMACB\_TMRB5\_INPUT\_CAP0** : TMRB5 input capture 0
- **DMACB\_TMRB5\_INPUT\_CAP1** : TMRB5 input capture 1
- **DMACB\_DMAREQB** : DMA UNITB request pin DMAREQB

For DMAC\_UNIT\_C:

- **DMACC\_SIO3\_UART3\_RX** : SIO/UART3 reception
- **DMACC\_SIO3\_UART3\_TX** : SIO/UART3 transmission
- **DMACC\_SIO4\_UART4\_RX** : SIO/UART4 reception
- **DMACC\_SIO4\_UART4\_TX** : SIO/UART4 transmission
- **DMACC\_SIO5\_UART5\_RX** : SIO/UART5 reception
- **DMACC\_SIO5\_UART5\_TX** : SIO/UART5 transmission
- **DMACC\_SIO8\_UART8\_RX** : SIO/UART8 reception
- **DMACC\_SIO8\_UART8\_TX** : SIO/UART8 transmission
- **DMACC\_SIO9\_UART9\_RX** : SIO/UART9 reception
- **DMACC\_SIO9\_UART9\_TX** : SIO/UART9 transmission
- **DMACC\_TMRB8\_CMP\_MATCH** : TMRB8 compare match
- **DMACC\_TMRB9\_CMP\_MATCH** : TMRB9 compare match
- **DMACC\_TMRBA\_CMP\_MATCH** : TMRBA compare match
- **DMACC\_TMRBB\_CMP\_MATCH** : TMRBB compare match
- **DMACC\_TMRBC\_CMP\_MATCH** : TMRBC compare match
- **DMACC\_TMRBD\_CMP\_MATCH** : TMRBD compare match
- **DMACC\_TMRBE\_CMP\_MATCH** : TMRBE compare match
- **DMACC\_TMRB7\_CMP\_MATCH** : TMRB7 compare match
- **DMACC\_TMRBF\_CMP\_MATCH** : TMRBF compare match
- **DMACC\_TMRB8\_INPUT\_CAP0** : TMRB8 input capture 0
- **DMACC\_TMRB8\_INPUT\_CAP1** : TMRB8 input capture 1
- **DMACC\_TMRB9\_INPUT\_CAP0** : TMRB9 input capture 0
- **DMACC\_TMRB9\_INPUT\_CAP1** : TMRB9 input capture 1
- **DMACC\_TMRBA\_INPUT\_CAP0** : TMRBA input capture 0
- **DMACC\_TMRBA\_INPUT\_CAP1** : TMRBA input capture 1

- **DMACC\_TMRBB\_INPUT\_CAP0** : TMRBB input capture 0
- **DMACC\_TMRBB\_INPUT\_CAP1** : TMRBB input capture 1
- **DMACC\_TMRBC\_INPUT\_CAP0** : TMRBC input capture 0
- **DMACC\_TMRBC\_INPUT\_CAP1** : TMRBC input capture 1
- **DMACC\_TMRBD\_INPUT\_CAP0** : TMRBD input capture 0
- **DMACC\_TMRBD\_INPUT\_CAP1** : TMRBD input capture 1
- **DMACC\_DMAREQC** : DMA UNITC request pin DMAREQC

### 19.2.3.1      **DMAC\_GetDMACState**

Get the state of specified DMAC unit.

**Prototype:**

FunctionalState

DMAC\_GetDMACState(TSB\_DMA\_TypeDef \* **DMACx**)

**Parameters:**

**DMACx**: Select DMAC unit.

**Description:**

This function will get the state of specified DMAC unit.

**Return:**

- **DISABLE** : The DMAC unit is disabled
- **ENABLE** : The DMAC unit is enabled

### 19.2.3.2      **DMAC\_Enable**

Enable the specified DMAC unit.

**Prototype:**

void

DMAC\_Enable(TSB\_DMA\_TypeDef \* **DMACx**)

**Parameters:**

**DMACx**: Select DMAC unit.

**Description:**

This function will enable the specified DMAC unit.

**Return:**

None

### 19.2.3.3 DMAC\_Disable

Disable the specified DMAC unit.

**Prototype:**

void

DMAC\_Disable(TSB\_DMA\_TypeDef \* **DMACx**)

**Parameters:**

**DMACx:** Select DMAC unit.

**Description:**

This function will disable the specified DMAC unit.

**Return:**

None

### 19.2.3.4 DMAC\_SetPrimaryBaseAddr

Set the base address of the primary data of the specified DMAC unit.

**Prototype:**

void

DMAC\_SetPrimaryBaseAddr(TSB\_DMA\_TypeDef \* **DMACx**,  
                          uint32\_t **Addr**)

**Parameters:**

**DMACx:** Select DMAC unit.

**Addr:** The base address of the primary data, bit0 to bit9 must be 0.

**Description:**

This function will set the base address of the primary data of the specified DMAC unit.

**Return:**

None

### 19.2.3.5 DMAC\_GetBaseAddr

Get the primary/alternative base address of the specified DMAC unit.

**Prototype:**

```
uint32_t  
DMAC_GetBaseAddr(TSB_DMA_TypeDef * DMACx,  
                  DMAC_PrimaryAlt PriAlt)
```

**Parameters:**

**DMACx**: Select DMAC unit.

**PriAlt**: Select base address type

This parameter can be one of the following values:

- **DMAC\_PRIMARY** : Get primary base address
- **DMAC\_ALTERNATE** : Get alternative base address

**Description:**

This function will get the primary/alternative base address of the specified DMAC unit.

**Return:**

The base address of primary/alternative data

### 19.2.3.6 DMAC\_SetSWReq

Set software transfer request to the specified channel of the specified DMAC unit.

**Prototype:**

```
void  
DMAC_SetSWReq(TSB_DMA_TypeDef * DMACx ,  
                uint8_t Channel)
```

**Parameters:**

**DMACx**: Select DMAC unit.

**Channel**: Select channel.

**Description:**

---

This function will set software transfer request to the specified channel by *Channel* of the specified DMAC unit.

**Return:**

None

### 19.2.3.7     **DMACA\_SetTransferType**

Set transfer type to the specified channel of the DMAC UNITA.

**Prototype:**

void

```
DMACA_SetTransferType(uint8_t Channel,  
                          DMAC_TransferType Type)
```

**Parameters:**

*Channel*: Select UNITA channel.

This parameter can be one of the following values:

**When Type is DMAC\_BURST:**

- **DMACA\_ADC\_COMPLETION** : ADC conversion completion
- **DMACA\_SSP0\_RX** : SSP0 reception
- **DMACA\_SSP0\_TX** : SSP0 transmission
- **DMACA\_SSP1\_RX** : SSP1 reception
- **DMACA\_SSP1\_TX** : SSP1 transmission
- **DMACA\_SSP2\_RX** : SSP2 reception
- **DMACA\_SSP2\_TX** : SSP2 transmission
- **DMACA\_UART0\_RX** : UART0 reception
- **DMACA\_UART0\_TX** : UART0 transmission
- **DMACA\_UART1\_RX** : UART1 reception
- **DMACA\_UART1\_TX** : UART1 transmission
- **DMACA\_I2C0\_RX\_RX** : I2C0 ransmission/reception
- **DMACA\_I2C1\_RX\_RX** : I2C1 ransmission/reception
- **DMACA\_I2C2\_RX\_RX** : I2C2 ransmission/reception
- **DMACA\_I2C3\_RX\_RX** : I2C3 ransmission/reception
- **DMACA\_I2C4\_RX\_RX** : I2C4 ransmission/reception
- **DMACA\_DMAREQA** : DMA UNITA request pin DMAREQA

**When Type is DMAC\_SINGLE:**

- **DMACA\_SSP0\_RX** : SSP0 reception
- **DMACA\_SSP0\_TX** : SSP0 transmission
- **DMACA\_SSP1\_RX** : SSP1 reception
- **DMACA\_SSP1\_TX** : SSP1 transmission
- **DMACA\_SSP2\_RX** : SSP2 reception
- **DMACA\_SSP2\_TX** : SSP2 transmission
- **DMACA\_UART0\_RX** : UART0 reception
- **DMACA\_UART0\_TX** : UART0 transmission
- **DMACA\_UART1\_RX** : UART1 reception
- **DMACA\_UART1\_TX** : UART1 transmission

**Type:** Select transfer type.

This parameter can be one of the following values:

- **DMAC\_BURST** : Single transfer is disabled, only burst transfer request can be used
- **DMAC\_SINGLE** : Single transfer is enabled

**Description:**

This function will set transfer type to the specified channel of the DMAC UNITA.

**Return:**

None

### 19.2.3.8     **DMACA\_GetTransferType**

Get transfer type setting for the specified channel of the DMAC UNITA

**Prototype:**

DMAC\_TransferType

**DMACA\_GetTransferType( uint8\_t Channel )**

**Parameters:**

**Channel:** Select UNITA channel.

The parameter can be one of the following values:

- **DMACA\_ADC\_COMPLETION** : ADC conversion completion
- **DMACA\_SSP0\_RX** : SSP0 reception
- **DMACA\_SSP0\_TX** : SSP0 transmission
- **DMACA\_SSP1\_RX** : SSP1 reception
- **DMACA\_SSP1\_TX** : SSP1 transmission
- **DMACA\_SSP2\_RX** : SSP2 reception
- **DMACA\_SSP2\_TX** : SSP2 transmission
- **DMACA\_UART0\_RX** : UART0 reception
- **DMACA\_UART0\_TX** : UART0 transmission
- **DMACA\_UART1\_RX** : UART1 reception
- **DMACA\_UART1\_TX** : UART1 transmission
- **DMACA\_I2C0\_RX\_RX** : I2C0 ransmission/reception
- **DMACA\_I2C1\_RX\_RX** : I2C1 ransmission/reception
- **DMACA\_I2C2\_RX\_RX** : I2C2 ransmission/reception
- **DMACA\_I2C3\_RX\_RX** : I2C3 ransmission/reception
- **DMACA\_I2C4\_RX\_RX** : I2C4 ransmission/reception
- **DMACA\_DMAREQA** : DMA UNITA request pin DMAREQA

**Description:**

This function will get transfer type setting for the specified channel of the DMAC UNITA.

**Return:**

The transfer type with DMAC\_TransferType type:

- **DMAC\_BURST** : Single transfer is disabled, only burst transfer request can be used
- **DMAC\_SINGLE** : Single transfer is enabled

### 19.2.3.9     **DMAC\_SetMask**

Set mask for the specified channel of the specified DMAC unit.

**Prototype:**

void

```
DMAC_SetMask(TSB_DMA_TypeDef * DMACx ,  
                  uint8_t Channel ,  
                  FunctionalState NewState)
```

**Parameters:**

**DMACx**: Select DMAC unit.

**Channel**: Select channel.

**NewState**: Clear or set the mask to enable or disable the DMA channel.

This parameter can be one of the following values:

- **ENABLE** : The DMA channel mask is cleared, DMA request is enable(valid)
- **DISABLE** : The DMA channel is masked, DMA request is disable(invalid)

**Description:**

This function will set mask for the specified channel of the specified DMAC unit.

**Return:**

None

### 19.2.3.10    **DMAC\_GetMask**

Get mask setting for the specified channel of the specified DMAC unit.

**Prototype:**

FunctionalState

```
DMAC_GetMask(TSB_DMA_TypeDef * DMACx ,  
              uint8_t Channel)
```

**Parameters:**

**DMACx**: Select DMAC unit.

**Channel**: Select channel.

**Description:**

This function will get mask setting for the specified channel of the specified DMAC unit.

**Return:**

The inverted mask setting:

- **ENABLE** : The DMA channel mask is cleared, DMA request is enable(valid)
- **DISABLE** : The DMA channel is masked, DMA request is disable(invalid)

### 19.2.3.11 DMAC\_SetChannel

Enable or disable the specified channel of the specified DMAC unit.

**Prototype:**

void

```
DMAC_SetChannel(TSB_DMA_TypeDef * DMACx ,  
                 uint8_t Channel ,  
                 FunctionalState NewState)
```

**Parameters:**

**DMACx**: Select DMAC unit.

**Channel**: Select channel.

**NewState**: Enable or disable the DMA channel.

This parameter can be one of the following values:

- **ENABLE** : The DMA channel will be enabled
- **DISABLE** : The DMA channel will be disabled

**Description:**

This function will enable or disable the specified channel of the specified DMAC unit. by **NewState**.

**Return:**

None

### 19.2.3.12 DMAC\_GetChannelState

Get the enable/disable setting for specified channel of the specified DMAC unit.

**Prototype:**

FunctionalState

```
DMAC_GetChannelState(TSB_DMA_TypeDef * DMACx ,  
                      uint8_t Channel)
```

**Parameters:**

**DMACx**: Select DMAC unit.

**Channel**: Select channel.

**Description:**

This function will get the enable/disable setting for specified channel of the specified DMAC unit.

**Return:**

The enable/disable setting for channel:

- **ENABLE** : The DMA channel is enabled
- **DISABLE** : The DMA channel is disabled

### 19.2.3.13 DMAC\_SetPrimaryAlt

Set to use primary data or alternative data for specified channel of the specified DMAC unit.

**Prototype:**

void

```
DMAC_SetPrimaryAlt(TSB_DMA_TypeDef * DMACx ,  
                    uint8_t Channel ,  
                    DMAC_PrimaryAlt PriAlt)
```

**Parameters:**

**DMACx**: Select DMAC unit.

**Channel**: Select channel.

**PriAlt:** Select primary data or alternative data for channel specified by 'ChannelA' above.

This parameter can be one of the following values:

- **DMAC\_PRIMARY:** Channel will use primary data
- **DMAC\_ALTERNATE:** Channel will use alternative data

**Description:**

This function will set to use primary data or alternative data for specified channel of the specified DMAC unit.

**Return:**

None

#### **19.2.3.14 DMAC\_GetPrimaryAlt**

Get the setting of the using of primary data or alternative data for specified channel of the specified DMAC unit.

**Prototype:**

DMAC\_PrimaryAlt

```
DMAC_GetPrimaryAlt(TSB_DMA_TypeDef * DMACx ,  
                    uint8_t Channel)
```

**Parameters:**

**DMACx:** Select DMAC unit.

**Channel:** Select channel.

**Description:**

This function will get the setting of the using of primary data or alternative data for specified channel of the specified DMAC unit.

**Return:**

The setting of the using of primary data or alternative data:

- **DMAC\_PRIMARY:** Channel is using primary data
- **DMAC\_ALTERNATE:** Channel is using alternative data

#### **19.2.3.15 DMAC\_SetChannelPriority**

Set the priority for specified channel of the specified DMAC unit.

**Prototype:**

```
void  
DMAC_SetChannelPriority(TSB_DMA_TypeDef * DMACx ,  
                        uint8_t Channel ,  
                        DMAC_Priority Priority)
```

**Parameters:**

**DMACx**: Select DMAC unit.

**Channel**: Select channel.

**Priority**: Select Priority.

This parameter can be one of the following values:

- **DMAC\_PRIORITY\_NORMAL**: Normal priority.
- **DMAC\_PRIORITY\_HIGH**: High priority.

**Description:**

This function will set the priority for specified channel of the specified DMAC unit.

**Return:**

None

### 19.2.3.16 DMAC\_GetChannelPriority

Get the priority setting for specified channel of the specified DMAC unit.

**Prototype:**

```
DMAC_Priority  
DMAC_GetChannelPriority(TSB_DMA_TypeDef * DMACx ,  
                        uint8_t Channel )
```

**Parameters:**

**DMACx**: Select DMAC unit.

**Channel**: Select channel.

**Description:**

This function will get the priority setting for specified channel of the specified DMAC unit

**Return:**

The priority setting of channel:

- **DMAC\_PRIORITY\_NORMAL:** Normal priority.
- **DMAC\_PRIORITY\_HIGH:** High priority.

### 19.2.3.17 DMAC\_ClearBusErr

Clear the bus error of the specified DMAC unit.

**Prototype:**

void

DMAC\_ClearBusErr(TSB\_DMA\_TypeDef \* **DMACx**)

**Parameters:**

**DMACx:** Select DMAC unit.

**Description:**

This function will clear the bus error of the specified DMAC unit.

**Return:**

None

### 19.2.3.18 DMAC\_GetBusErrState

Get the bus error state of the specified DMAC unit.

**Prototype:**

Result

DMAC\_GetBusErrState(TSB\_DMA\_TypeDef \* **DMACx**)

**Parameters:**

**DMACx:** Select DMAC unit.

**Description:**

This function will get the bus error state of the specified DMAC unit.

**Return:**

The bus error state:

- **SUCCESS:** No bus error.
- **ERROR :** There is error in bus.

### 19.2.3.19 DMAC\_FillInitData

Fill the DMA setting data of specified channel of the DMAC UNITA to RAM.

**Prototype:**

void

```
DMAC_FillInitData(TSB_DMA_TypeDef * DMACx ,  
                   uint8_t Channel ,  
                   DMAC_InitTypeDef * InitStruct)
```

**Parameters:**

**DMACx**: Select DMAC unit.

**Channel**: Select channel.

**InitStruct**: The structure contains the DMA setting values.

**Description:**

This function will fill the DMA setting data of specified channel of the DMAC UNITA to RAM.

**Return:**

None

### 19.2.3.20 DMACA\_GetINTFlag

Get the DMA factor flag of the DMAC UNITA

**Prototype:**

DMACA\_Flag

```
DMACA_GetINTFlag(void)
```

**Parameters:**

None

**Description:**

This function will get the DMA factor flag of the DMAC UNITA

**Return:**

A union with DMA factor flag of DMAC UNITA(refer to Data Structure Description of DMACA\_Flag for details)

### **19.2.3.21 DMACB\_GetINTFlag**

Get the DMA factor flag of the DMAC UNITB

**Prototype:**

DMACB\_Flag

DMACB\_GetINTFlag(void)

**Parameters:**

None

**Description:**

This function will get the DMA factor flag of the DMAC UNITB

**Return:**

A union with DMA factor flag of DMAC UNITB(refer to Data Structure Description of DMACB\_Flag for details)

### **19.2.3.22 DMACC\_GetINTFlag**

Get the DMA factor flag of the DMAC UNITC

**Prototype:**

DMACC\_Flag

DMACC\_GetINTFlag(void)

**Parameters:**

None

**Description:**

This function will get the DMA factor flag of the DMAC UNITC

**Return:**

A union with DMA factor flag of DMAC UNITC(refer to Data Structure Description of DMACC\_Flag for details)

## **19.2.4 Data Structure Description**

### 19.2.4.1 DMAC\_InitTypeDef

**Data fields:**

uint32\_t

**SrcEndPointer:** The final address of data source.

uint32\_t

**DstEndPointer:** The final address of data destination.

DMAC\_CycleCtrl

**Mode:** Set operation mode,

which can be:

- **DMAC\_INVALID:** Invalid, DMA will stop the operation
- **DMAC\_BASIC:** Basic mode
- **DMAC\_AUTOMATIC:** Automatic request mode
- **DMAC\_PINGPONG:** Ping-pong mode
- **DMAC\_MEM\_SCATTER\_GATHER\_PRI:** Memory scatter/gather mode (primary data)
- **DMAC\_MEM\_SCATTER\_GATHER\_ALT:** Memory scatter/gather mode (alternative data)
- **DMAC\_PERI\_SCATTER\_GATHER\_PRI:** Peripheral memory scatter/gather mode (primary data)
- **DMAC\_PERI\_SCATTER\_GATHER\_ALT:** Peripheral memory scatter/gather mode (alternative data)

DMAC\_Next\_UseBurst

**NextUseBurst:** Specifies whether to set "1" to the register DMAxChnlUseburstSet<chnl\_useburst\_set> bit to use burst transfer at the end of the DMA transfer using alternative data in the peripheral scatter/gather mode.

which can be:

- **DMAC\_NEXT\_NOT\_USE\_BURST:** Do not change the value of <chnl\_useburst\_set>.
- **DMAC\_NEXT\_USE\_BURST:** Sets <chnl\_useburst\_set> to "1"

uint32\_t

**TxNum:** Set the actual number of transfers. Maximum is 1024.

DMAC\_Arbitration

**ArbitrationMoment:** Specifies the arbitration moment(R\_Power).

After the specified numbers of transfers, an existence of a transfer request is checked. If there is a high-priority request, the control is switched to high-priority channel.

DMAC\_BitWidth

**SrcWidth:** Set source bit width,

which can be:

- **DMAC\_BYTE:** Data size of transfer is 1 byte.
- **DMAC\_HALF\_WORD:** Data size of transfer is 2 bytes.
- **DMAC\_WORD:** Data size of transfer is 4 bytes

DMAC\_IncWidth

**SrcInc:** Set increment of the source address,

which can be:

- **DMAC\_INC\_1B:** Address increment 1 byte.
- **DMAC\_INC\_2B:** Address increment 2 bytes.
- **DMAC\_INC\_4B:** Address increment 4 bytes.
- **DMAC\_INC\_0B:** Address does not increase

DMAC\_BitWidth

**DstWidth:** Set destination bit width,

which can be:

- **DMAC\_BYTE:** Data size of transfer is 1 byte
- **DMAC\_HALF\_WORD:** Data size of transfer is 2 bytes
- **DMAC\_WORD:** Data size of transfer is 4 bytes

DMAC\_IncWidth

**DstInc:** Set increment of the destination address,

which can be:

- **DMAC\_INC\_1B:** Address increment 1 byte
- **DMAC\_INC\_2B:** Address increment 2 bytes
- **DMAC\_INC\_4B:** Address increment 4 bytes
- **DMAC\_INC\_0B:** Address does not increase

## 19.2.4.2 DMACA\_Flag

**Data Fields for this union:**

uint32\_t

**All** The flag of DMA UNTA interrupt.

**Bit Fields:**

uint32\_t

**ADCCCompletion** (Bit 0) The flag of ADC completion occurs an interrupt.  
‘1’ means occurs an interrupt

uint32\_t

**SSP0Reception** (Bit 1) The flag of SSP0 reception occurs an interrupt

---

		'1' means occurs an interrupt
uint32_t		
<b>SSP0Transmission</b> (Bit 2)	The flag of SSP0 transmission occurs an interrupt	
	'1' means occurs an interrupt	
uint32_t		
<b>SSP1Reception</b> (Bit 3)	The flag of SSP1 reception occurs an interrupt	
	'1' means occurs an interrupt	
uint32_t		
<b>SSP1Transmission</b> (Bit 4)	The flag of SSP1 transmission occurs an interrupt	
	'1' means occurs an interrupt	
uint32_t		
<b>SSP2Reception</b> (Bit 5)	The flag of SSP2 reception occurs an interrupt	
	'1' means occurs an interrupt	
uint32_t		
<b>SSP2Transmission</b> (Bit 6)	The flag of SSP2 transmission occurs an interrupt	
	'1' means occurs an interrupt	
uint32_t		
<b>UART0Reception</b> (Bit 7)	The flag of UART0 reception occurs an interrupt	
	'1' means occurs an interrupt	
uint32_t		
<b>UART0Transmission</b> (Bit 8)	The flag of UART0 transmission occurs an interrupt	
	'1' means occurs an interrupt	
uint32_t		
<b>UART1Reception</b> (Bit 9)	The flag of UART1 reception occurs an interrupt	
	'1' means occurs an interrupt	
uint32_t		
<b>UART1Transmission</b> (Bit 10)	The flag of UART1 transmission occurs an interrupt	
	'1' means occurs an interrupt	
uint32_t		
<b>I2C0RxorTx</b> (Bit 11)	The flag of I2C0 reception/transmission occurs an interrupt	
	'1' means occurs an interrupt	
uint32_t		
<b>I2C1RxorTx</b> (Bit 12)	The flag of I2C1 reception/transmission occurs an interrupt	
	'1' means occurs an interrupt	
uint32_t		

---

<b>I2C2RxorTx</b> (Bit 13)	The flag of I2C2 reception/transmission occurs an interrupt ‘1’ means occurs an interrupt
uint32_t	
<b>I2C3RxorTx</b> (Bit 14)	The flag of I2C3 reception/transmission occurs an interrupt ‘1’ means occurs an interrupt
uint32_t	
<b>I2C4RxorTx</b> (Bit 15)	The flag of I2C4 reception/transmission occurs an interrupt ‘1’ means occurs an interrupt
uint32_t	
<b>Reserved</b> (Bit 16 to Bit 30)	reserved.
uint32_t	
<b>DMAREQA</b> (Bit 31)	The flag of pin DMAREQA occurs an interrupt ‘1’ means occurs an interrupt

#### 19.2.4.3 DMACB\_Flag

**Data Fields for this union:**

uint32\_t

**All** The flag of DMA UNTIB interrupt.

**Bit Fields:**

uint32\_t

**SIO\_UART0Reception** (Bit 0)The flag of SIO/UART0 reception occurs an interrupt.

‘1’ means occurs an interrupt

uint32\_t

**SIO\_UART0Transmission** (Bit 1)The flag of SIO/UART0 transmission occurs an interrupt.

‘1’ means occurs an interrupt

uint32\_t

**SIO\_UART1Reception** (Bit 2)The flag of SIO/UART1 reception occurs an interrupt.

‘1’ means occurs an interrupt

uint32\_t

**SIO\_UART1Transmission** (Bit 3)The flag of SIO/UART1 transmission occurs an interrupt.

'1' means occurs an interrupt

uint32\_t

**SIO\_UART2Reception** (Bit 4)The flag of SIO/UART2 reception occurs an interrupt.

'1' means occurs an interrupt

uint32\_t

**SIO\_UART2Transmission** (Bit 5)The flag of SIO/UART2 transmission occurs an interrupt.

'1' means occurs an interrupt

uint32\_t

**SIO\_UART6Reception** (Bit 6)The flag of SIO/UART6 reception occurs an interrupt.

'1' means occurs an interrupt

uint32\_t

**SIO\_UART6Transmission** (Bit 7)The flag of SIO/UART6 transmission occurs an interrupt.

'1' means occurs an interrupt

uint32\_t

**SIO\_UART7Reception** (Bit 8)The flag of SIO/UART7 reception occurs an interrupt.

'1' means occurs an interrupt

uint32\_t

**SIO\_UART7Transmission** (Bit9)The flag of SIO/UART7 transmission occurs an interrupt.

'1' means occurs an interrupt

uint32\_t

**TMRB0CompareMatch** (Bit 10) The flag of TMRB0 compare match occurs an interrupt

'1' means occurs an interrupt

uint32\_t

**TMRB1CompareMatch** (Bit 11) The flag of TMRB1 compare match occurs an interrupt

'1' means occurs an interrupt

uint32\_t

**TMRB2CompareMatch** (Bit 12) The flag of TMRB2 compare match occurs an interrupt

'1' means occurs an interrupt

uint32\_t

**TMRB3CompareMatch** (Bit 13) The flag of TMRB3 compare match occurs an interrupt

'1' means occurs an interrupt

uint32\_t

**TMRB4CompareMatch** (Bit 14) The flag of TMRB4 compare match occurs an interrupt

'1' means occurs an interrupt

uint32\_t

**TMRB5CompareMatch** (Bit 15) The flag of TMRB5 compare match occurs an interrupt

'1' means occurs an interrupt

uint32\_t

**TMRB6CompareMatch** (Bit 16) The flag of TMRB6 compare match occurs an interrupt

'1' means occurs an interrupt

uint32\_t

**TMRB7CompareMatch** (Bit 17) The flag of TMRB7 compare match occurs an interrupt

'1' means occurs an interrupt

uint32\_t

**TMRBFCompareMatch** (Bit 18) The flag of TMRBF compare match occurs an interrupt

'1' means occurs an interrupt

uint32\_t

**TMRB0InputCapture0** (Bit 19) The flag of TMRB0 input capture 0 occurs an interrupt

'1' means occurs an interrupt

uint32\_t

**TMRB0InputCapture1** (Bit 20) The flag of TMRB0 input capture 1 occurs an interrupt

'1' means occurs an interrupt

uint32\_t

**TMRB1InputCapture0** (Bit 21) The flag of TMRB1 input capture 0 occurs an interrupt

'1' means occurs an interrupt

uint32\_t

**TMRB1InputCapture1** (Bit 22) The flag of TMRB1 input capture 1 occurs an interrupt

'1' means occurs an interrupt

uint32\_t

**TMRB2InputCapture0** (Bit 23) The flag of TMRB2 input capture 0 occurs an interrupt

'1' means occurs an interrupt

uint32\_t

***TMRB2InputCapture1*** (Bit 24) The flag of TMRB2 input capture 1 occurs an interrupt

‘1’ means occurs an interrupt

uint32\_t

***TMRB3InputCapture0*** (Bit 25) The flag of TMRB3 input capture 0 occurs an interrupt

‘1’ means occurs an interrupt

uint32\_t

***TMRB3InputCapture1*** (Bit 26) The flag of TMRB3 input capture 1 occurs an interrupt

‘1’ means occurs an interrupt

uint32\_t

***TMRB4InputCapture0*** (Bit 27) The flag of TMRB4 input capture 0 occurs an interrupt

‘1’ means occurs an interrupt

uint32\_t

***TMRB4InputCapture1*** (Bit 28) The flag of TMRB4 input capture 1 occurs an interrupt

‘1’ means occurs an interrupt

uint32\_t

***TMRB5InputCapture0*** (Bit 29) The flag of TMRB5 input capture 0 occurs an interrupt

‘1’ means occurs an interrupt

uint32\_t

***TMRB5InputCapture1*** (Bit 30) The flag of TMRB5 input capture 1 occurs an interrupt

‘1’ means occurs an interrupt

uint32\_t

***DMAREQB*** (Bit 31) The flag of pin DMAREQB occurs an interrupt

‘1’ means occurs an interrupt

#### 19.2.4.4 DMACC\_Flag

**Data Fields for this union:**

uint32\_t

**All** The flag of DMA UNTC interrupt.

**Bit Fields:**

uint32\_t

**SIO\_UART3Reception** (Bit 0)The flag of SIO/UART3 reception occurs an interrupt.

‘1’ means occurs an interrupt

uint32\_t

**SIO\_UART3Transmission** (Bit 1)The flag of SIO/UART3 transmission occurs an interrupt.

‘1’ means occurs an interrupt

uint32\_t

**SIO\_UART4Reception** (Bit 2)The flag of SIO/UART4 reception occurs an interrupt.

‘1’ means occurs an interrupt

uint32\_t

**SIO\_UART4Transmission** (Bit 3)The flag of SIO/UART4 transmission occurs an interrupt.

‘1’ means occurs an interrupt

uint32\_t

**SIO\_UART5Reception** (Bit 4)The flag of SIO/UART5 reception occurs an interrupt.

‘1’ means occurs an interrupt

uint32\_t

**SIO\_UART5Transmission** (Bit 5)The flag of SIO/UART5 transmission occurs an interrupt.

‘1’ means occurs an interrupt

uint32\_t

**SIO\_UART8Reception** (Bit 6)The flag of SIO/UART8 reception occurs an interrupt.

‘1’ means occurs an interrupt

uint32\_t

**SIO\_UART8Transmission** (Bit 7)The flag of SIO/UART8 transmission occurs an interrupt.

‘1’ means occurs an interrupt

uint32\_t

**SIO\_UART9Reception** (Bit 8)The flag of SIO/UART9 reception occurs an interrupt.

‘1’ means occurs an interrupt

uint32\_t

**SIO\_UART9Transmission** (Bit9)The flag of SIO/UART9 transmission occurs an interrupt.

‘1’ means occurs an interrupt

uint32\_t

---

**TMRB8CompareMatch** (Bit 10) The flag of TMRB8 compare match occurs an interrupt

'1' means occurs an interrupt

uint32\_t

**TMRB9CompareMatch** (Bit 11) The flag of TMRB9 compare match occurs an interrupt

'1' means occurs an interrupt

uint32\_t

**TMRBACompareMatch** (Bit 12) The flag of TMRBA compare match occurs an interrupt

'1' means occurs an interrupt

uint32\_t

**TMRBBCCompareMatch** (Bit 13) The flag of TMRBB compare match occurs an interrupt

'1' means occurs an interrupt

uint32\_t

**TMRBCCompareMatch** (Bit 14) The flag of TMRBC compare match occurs an interrupt

'1' means occurs an interrupt

uint32\_t

**TMRBDCompareMatch** (Bit 15) The flag of TMRBD compare match occurs an interrupt

'1' means occurs an interrupt

uint32\_t

**TMRBECompareMatch** (Bit 16) The flag of TMRBE compare match occurs an interrupt

'1' means occurs an interrupt

uint32\_t

**TMRB7CompareMatch** (Bit 17) The flag of TMRB7 compare match occurs an interrupt

'1' means occurs an interrupt

uint32\_t

**TMRBFCompareMatch** (Bit 18) The flag of TMRBF compare match occurs an interrupt

'1' means occurs an interrupt

uint32\_t

**TMRB8InputCapture0** (Bit 19) The flag of TMRB8 input capture 0 occurs an interrupt

'1' means occurs an interrupt

uint32\_t

**TMRB8InputCapture1** (Bit 20) The flag of TMRB8 input capture 1 occurs an interrupt

‘1’ means occurs an interrupt

uint32\_t

**TMRB9InputCapture0** (Bit 21) The flag of TMRB9 input capture 0 occurs an interrupt

‘1’ means occurs an interrupt

uint32\_t

**TMRB9InputCapture1** (Bit 22) The flag of TMRB9 input capture 1 occurs an interrupt

‘1’ means occurs an interrupt

uint32\_t

**TMRBAInputCapture0** (Bit 23) The flag of TMRBA input capture 0 occurs an interrupt

‘1’ means occurs an interrupt

uint32\_t

**TMRBAInputCapture1** (Bit 24) The flag of TMRBA input capture 1 occurs an interrupt

‘1’ means occurs an interrupt

uint32\_t

**TMRBBInputCapture0** (Bit 25) The flag of TMRBB input capture 0 occurs an interrupt

‘1’ means occurs an interrupt

uint32\_t

**TMRBBInputCapture1** (Bit 26) The flag of TMRBB input capture 1 occurs an interrupt

‘1’ means occurs an interrupt

uint32\_t

**TMRBCInputCapture0** (Bit 27) The flag of TMRBC input capture 0 occurs an interrupt

‘1’ means occurs an interrupt

uint32\_t

**TMRBCInputCapture1** (Bit 28) The flag of TMRBC input capture 1 occurs an interrupt

‘1’ means occurs an interrupt

uint32\_t

**TMRBDInputCapture0** (Bit 29) The flag of TMRBD input capture 0 occurs an interrupt

‘1’ means occurs an interrupt

uint32\_t

**TMRBDInputCapture1** (Bit 30) The flag of TMRBD input capture 1 occurs an interrupt

'1' means occurs an interrupt

uint32\_t

**DMAREQC** (Bit 31)

The flag of pin DMAREQC occurs an interrupt

'1' means occurs an interrupt

## 20. WDT

### 20.1 Overview

The watchdog timer (WDT) is for detecting malfunctions (runaways) of the CPU caused by noises or other disturbances and remedying them to return the CPU to normal operation.

The WDT drivers API provide a set of functions to configure WDT, including such parameters as detection time, output if counter overflows, the state of WDT when enter IDLE mode and so on.

This driver is contained in \Libraries\TX04\_Periph\_Driver\src\tmpm462\_wdt.c, with \Libraries\TX04\_Periph\_Driver\inc\tmpm462\_wdt.h containing the API definitions for use by applications.

## 20.2 API Functions

### 20.2.1 Function List

- void WDT\_SetDetectTime(uint32\_t *DetectTime*)
- void WDT\_SetIdleMode(FunctionalState *NewState*)
- void WDT\_SetOverflowOutput(uint32\_t *OverflowOutput*)
- void WDT\_Init(WDT\_InitTypeDef \* *InitStruct*)
- void WDT\_Enable(void)
- void WDT\_Disable(void)
- void WDT\_WriteClearCode(void)

### 20.2.2 Detailed Description

Functions listed above can be divided into two parts:

- 1) The Watchdog Timer basic function are handled by the WDT\_SetDetectTime(), WDT\_SetOverflowOutput(), WDT\_Init(), WDT\_Enable(), WDT\_Disable(), and WDT\_WriteClearCode() functions.
- 2) Run or stop the WDT counter when enter IDLE mode is handled by the WDT\_SetIdleMode().

### 20.2.3 Function Documentation

#### 20.2.3.1 WDT\_SetDetectTime

Set detection time for WDT.

**Prototype:**

void

WDT\_SetDetectTime(uint32\_t *DetectTime*)

**Parameters:**

**DetectTime:** Set the detection time

This parameter can be one of the following values:

- **WDT\_DETECT\_TIME\_EXP\_15:** *DetectTime* is  $2^{15}/\text{fsys}$
- **WDT\_DETECT\_TIME\_EXP\_17:** *DetectTime* is  $2^{17}/\text{fsys}$
- **WDT\_DETECT\_TIME\_EXP\_19:** *DetectTime* is  $2^{19}/\text{fsys}$
- **WDT\_DETECT\_TIME\_EXP\_21:** *DetectTime* is  $2^{21}/\text{fsys}$
- **WDT\_DETECT\_TIME\_EXP\_23:** *DetectTime* is  $2^{23}/\text{fsys}$
- **WDT\_DETECT\_TIME\_EXP\_25:** *DetectTime* is  $2^{25}/\text{fsys}$

**Description:**

This function will set detection time for WDT.

**Return:**

None

### 20.2.3.2      **WDT\_SetIdleMode**

Run or stop the WDT counter when the system enters IDLE mode.

**Prototype:**

void

WDT\_SetIdleMode(**FunctionalState NewState**)

**Parameters:**

**NewState:** Run or stop WDT counter.

This parameter can be one of the following values:

- **ENABLE:** Run the WDT counter.
- **DISABLE:** Stop the WDT counter.

**Description:**

This function will run the WDT counter when the system enters IDLE mode when **NewState** is **ENABLE**, and stop the WDT counter when the system enters IDLE mode when **NewState** is **DISABLE**.

**\*Note:**

If CPU needs to enter the IDLE mode, this function must be called with appropriate parameter.

**Return:**

None

### 20.2.3.3 WDT\_SetOverflowOutput

Set WDT to generate NMI interrupt or reset when the counter overflows.

**Prototype:**

void

WDT\_SetOverflowOutput(uint32\_t *OverflowOutput*)

**Parameters:**

**OverflowOutput**: Select function of WDT when counter overflow.

This parameter can be one of the following values:

- **WDT\_NMIINT**: Set WDT to generate NMI interrupt when counter overflows.
- **WDT\_WDOUT**: Set WDT to generate reset when counter overflows.

**Description:**

This function will set WDT to generate NMI interrupt if the counter overflows when **OverflowOutput** is **WDT\_NMIINT**, and set WDT to generate reset if the counter overflows when **OverflowOutput** is **WDT\_WDOUT**.

**Return:**

None

### 20.2.3.4 WDT\_Init

Initialize and configure WDT.

**Prototype:**

void

WDT\_Init (WDT\_InitTypeDef\* *InitStruct*)

**Parameters:**

**InitStruct**: The structure containing basic WDT configuration including detect time and WDT output when counter overflow. (Refer to “Data structure Description” for details)

**Description:**

This function will initialize and configure the WDT detection time and the output of WDT when the counter overflows. **WDT\_SetDetectTime()** and **WDT\_SetOverflowOutput()** will be called by it.

**Return:**

None

**20.2.3.5 WDT\_Enable**

Enable the WDT function.

**Prototype:**

void

WDT\_Enable(void)

**Parameters:**

None

**Description:**

This function will enable WDT.

**Return:**

None

**20.2.3.6 WDT\_Disable**

Disable the WDT function.

**Prototype:**

void

WDT\_Disable(void)

**Parameters:**

None

**Description:**

This function will disable WDT.

**Return:**

None

**20.2.3.7 WDT\_WriteClearCode**

Write the clear code.

**Prototype:**

void

WDT\_WriteClearCode (void)

**Parameters:**

None

**Description:**

This function will clear the WDT counter.

**Return:**

None

## 20.2.4 Data Structure Description

### 20.2.4.1 WDT\_InitTypeDef

**Data Fields:**

uint32\_t

**DetectTime** Set WDT detection time, which can be set as:

- **WDT\_DETECT\_TIME\_EXP\_15:** *DetectTime* is  $2^{15}/\text{fsys}$
- **WDT\_DETECT\_TIME\_EXP\_17:** *DetectTime* is  $2^{17}/\text{fsys}$
- **WDT\_DETECT\_TIME\_EXP\_19:** *DetectTime* is  $2^{19}/\text{fsys}$
- **WDT\_DETECT\_TIME\_EXP\_21:** *DetectTime* is  $2^{21}/\text{fsys}$
- **WDT\_DETECT\_TIME\_EXP\_23:** *DetectTime* is  $2^{23}/\text{fsys}$
- **WDT\_DETECT\_TIME\_EXP\_25:** *DetectTime* is  $2^{25}/\text{fsys}$

uint32\_t

**OverflowOutput** Select the action when the WDT counter overflows, which can be set as:

- **WDT\_WDOUT:** Set WDT to generate reset when the counter overflows.
- **WDT\_NMIINT:** Set WDT to generate NMI interrupt when the counter overflows.