Types of Transistors

Transistors are roughly classified into three types: bipolar, field effect and insulated gate bipolar.
Bipolar transistors are current-driven devices. Field-effect transistors (FET) and insulated-gate bipolar transistors (IGBT) are voltage-driven devices.
Bipolar Transistors (BJTs)

There are two types of bipolar transistors: NPN type and PNP type. NPN-type products have low withstand voltage to high withstand voltage. PNP-type products with withstand voltage of 400 V or less, and particularly those with withstand voltage of 200 V or less, are mainstream. There is an amplification function to convert small signals to large signals. The ratio of collector current $I_C$ and base current $I_B$ ($I_C/I_B$) is called DC current gain, denoted as $h_{FE}$. When small current ($I_B$) flows from base to emitter, current of $I_B \times h_{FE}$ flows from collector to emitter.

BJTs are current-driven devices driven by base current.

**Operation of NPN transistor**
- Base current: Current from base to emitter
- Collector current: Current from collector to emitter

**Operation of PNP transistor**
- Base current: Current from emitter to base
- Collector current: Current from emitter to collector
Bias Resistor Built-in Transistors (BRTs)

BRTs are bias resistor built-in transistors. BJTs are often used together with resistors in electronic equipment. The mounting area can be reduced by using BRTs, which integrate a transistor and a resistor.

(Ex. LED driving circuit)

Digital IC

Fig. 3-2(a) Application example of BJT

\[
\begin{align*}
V_{\text{in}} & \quad \text{Vin} \\
V_{\text{cc}} & \quad 2SC2712
\end{align*}
\]

NPN Type

\[
\begin{align*}
B & \quad \text{R1} \\
E & \quad \text{R2} \\
C & \quad \text{C}
\end{align*}
\]

PNP Type

\[
\begin{align*}
B & \quad \text{R1} \\
E & \quad \text{R2}
\end{align*}
\]

Fig. 3-2(b) Equivalent circuit of BRT

Unstable operation
It is difficult to control without current limitation.

Stable operation
It is easier to control input current by inserting input resistance.

Tend to malfunction, affected by noise of base. Current directly flows to base of transistor, and it turns on.

Rare malfunction
Malfunction is rare, because noise goes through R2, which works as a bypass.

Fig. 3-2(c) Why BJT needs resistance in its base circuit
<Operation of JFETs>

JFET: Junction Field-Effect Transistor

(1) In the N-channel junction field-effect transistor (Fig. 3-3 (a)), when a voltage is applied between the drain and the source, electrons flow from the source to the drain.

(2) When a reverse bias is applied between the gate and source, the depletion layer expands and suppresses the electron flow in (1). (Narrowing path of electron flow)

(3) If the reverse bias voltage between the gate and source is further increased, the depletion layer blocks the channel and the flow of electrons stops.

As shown above, voltage applied between gate and source controls the condition between drain and source. So FETs are voltage-driven devices.

(Note: Direction of current flow is opposite to that of electron flow. The mechanism of widening of the depletion layer is the same as for diode.)
Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFETs)

The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is currently attracting the most attention among transistors. There are two types of MOSFET: N channel (See Fig. 3-4(a) Nch below) and P channel (See Fig. 3-4(b) Pch below). Nch is widely used for AC/DC power supplies, DC/DC converters, inverter equipment, etc., whereas Pch is used for load switches, high-side switches, etc. The differences between the bipolar transistor and the MOSFET are shown in Table 3-1.

Table 3-1 Comparison of BJT and MOSFET

<table>
<thead>
<tr>
<th>BJT (Current-driven device)</th>
<th>MOSFET (Voltage-driven device)</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Low input impedance</td>
<td>• High input impedance</td>
</tr>
<tr>
<td>• Large reverse transfer capacitance</td>
<td>• Small reverse transfer capacitance</td>
</tr>
<tr>
<td>• Narrow safe operating region</td>
<td>• Wide safe operating region</td>
</tr>
<tr>
<td>• Enables low-voltage operation (On voltage is 0.6-0.7 V)</td>
<td>• Low gate power consumption</td>
</tr>
<tr>
<td></td>
<td>• Easy driving</td>
</tr>
</tbody>
</table>

Fig. 3-4(a) Symbol and operation of N-channel MOSFET

Fig. 3-4(b) Symbol and operation of P-channel MOSFET
Explanation of the differences between ON/OFF operation of BJT and MOSFET.

(1) Base current of BJT starts flowing when base voltage increases, and collector current is in proportion to this base current. This flow starts at about 0.7 V. This voltage is called the base-emitter threshold voltage (VBE). In order to make collector current flow, it is necessary to supply the base current and continuous driving power is required. (Low drive voltage, continuous driving power required)

(2) Since the MOSFET forms a channel according to the gate-source voltage, this voltage must be a certain voltage or more. Once the channel is formed, the ON state continues and the drain current continues to flow, and so the power required for the driving is small. By discharging the charge accumulated in the gate and removing the channel, it shifts to the OFF state. (Driving voltage higher than BJT, small driving power)
Here we explain the operation of the MOSFET, referring to Fig. 3-6(a).

1. Apply voltage between drain and source with positive drain polarity. (Drain-source voltage: VDS)
2. Apply voltage between gate and source with positive gate polarity. (Gate-source voltage: VGS)
3. As a result, electrons are attracted to the p-type layer just under the gate insulator film, and part of the p-type layer is turned into n-type region. (This n-type region in this p-type layer is called the “inversion layer (channel)”.)
4. As this inversion layer is completed, an n-layer path is formed from the drain to the source of the MOSFET.  
   \[ (n^+ \leftrightarrow n^- \leftrightarrow \text{inversion layer (n)} \leftrightarrow n^+) \]
5. As a result, the MOSFET works at low resistance, and drain current is determined by applied VDS and load flows.
MOSFET Performance Improvement: Decision Factors of $R_{DS(ON)}$

1) The MOSFET device structure is selected according to the required withstand voltage. The factors that determine the on-resistance $R_{DS(ON)}$ are as shown in Figure 3-7 and Equation 3-(1). Depending on the structure of the device, the ratio of factors determining on-resistance will change.

2) For example, many middle- and high-voltage MOSFETs (250 V or higher) have planar MOS ($\pi$-MOS) structure, and products with less than 200 V have more trench MOS (U-MOS). Therefore, when the withstand voltage $V_{DSS} = 600$ V, $R_{drift}$ becomes the dominant factor, and in the case of 30 V, the ratio of $R_{ch}$ is high.

$$R_{DS(ON)} = R_{sub} + R_{drift} + R_{J-FET} + R_{ch} + R_{N+},$$

\[ \text{Equation 3-(1)} \]

In the case of $V_{DSS}=600$ V, the order is $R_{drift} >> R_{ch} > R_{J-FET} > R_{N+} > R_{sub}$ and $R_{DS(ON)}$ depends on $R_{drift}$

In the case of $V_{DSS}=30$ V, the order is $R_{ch} >> R_{drift} > R_{N+} > R_{sub}$. Dependence of $R_{DS(ON)}$ on $R_{ch}$ can be minimized by fine patterning of trench MOS structure.
MOSFET Performance Improvement: Approach to Low $R_{DS(ON)}$

We are pursuing the following countermeasures for the biggest problem of MOSFET: “How to effectively reduce on-resistance by effectively utilizing the element area”

1. High voltage: Reduce resistance of $R_{drift}$ by the advanced super-junction process explained on the next page.
2. Low voltage: Minimize resistance of $R_{ch}$ by fine patterning of trench structure and reduce resistance of $R_{sub}$ by thinning wafer

![Summary of approach to low ON resistance](image)

![Fig. 3-8 Factors for ON resistance of MOSFET](image)
(1) SJ-MOS has pillar-shaped P layer (P pillar layer) in N layer. P and N layers are aligned alternately. (See Fig. 3-9(b).)

(2) Depletion layer spreads in N-layer by applying $V_{DS}$, but the way it spreads in SJ-MOS is different from the case of general D-MOS. (See Fig. 3-9(a)/(b) for electric field intensity. Electric field intensity indicates the status of depletion layer.)

(3) In the case of D-MOS the electric field intensity is the strongest at P/N-layer interface. When the electric field intensity exceeds the limit of silicon, break-over phenomenon (breakdown phenomenon) occurs, and this is the voltage limit. On the other hand, in the case of SJ-MOS, the electric field intensity is uniform in N layer.

(4) As a result, SJ-MOS can be designed with N layer that has lower resistance, realizing low-ON-resistance products. SJ-MOS can realize lower ON resistance with the same size chip as DMOS.

Fig. 3-9(a) Structure and electric field of D-MOS (π-MOS)

Fig. 3-9(b) Structure and electric field of SJ-MOS (DTMOS)
### Summary of MOSFET Features by Structure

Features and main applications based on the structure of various MOSFETs are shown in Table 3-2.

- **Withstand voltage**: The optimum structure is selected for the target withstand voltage.
- **Low On-Resistance**: U-MOS for products with 250 V or less, SJ-MOS (or DTMOS) are advantageous for products with more than that.
- **High current**: The same tendency as for low ON resistance.
- **High Speed**: U-MOS is disadvantageous for high-speed switching because of large gate capacity (Ciss). Depending on the product, it is also commercialized for high-speed switching designed for small “Ron × Ciss” by taking advantage of the low ON resistance characteristic.

### Table 3-2. Advantages and applications of MOSFETs by structure

<table>
<thead>
<tr>
<th>Names at Toshiba</th>
<th>U-MOS</th>
<th>π-MOS</th>
<th>DTMOS</th>
</tr>
</thead>
<tbody>
<tr>
<td>General name</td>
<td>Trench gate MOS</td>
<td>D-MOS Planer gate MOS</td>
<td>SJ-MOS</td>
</tr>
<tr>
<td>Withstand voltage</td>
<td>Better up to 250 V</td>
<td>Excellent up to 900 V</td>
<td>Excellent 600 V or higher</td>
</tr>
<tr>
<td>Low ON voltage</td>
<td>Excellent</td>
<td>Fair</td>
<td>Excellent</td>
</tr>
<tr>
<td>High current</td>
<td>Excellent</td>
<td>Fair</td>
<td>Excellent</td>
</tr>
<tr>
<td>High speed</td>
<td>Good/Excellent</td>
<td>Good</td>
<td>Excellent</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Application</th>
<th>Field</th>
<th>Equipment</th>
<th>Application</th>
<th>Field</th>
<th>Equipment</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Battery applications</td>
<td>PCM, NBPC, DC/DC converters, motor equipment for automobiles</td>
<td>Small- to medium-capacity converters</td>
<td>Medium- to large-capacity converters</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Small- to medium-size TVs, LED lighting</td>
<td>Base station &amp; server power supplies, medium- to large-size TVs, power conditioners</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
## Performance of MOSFETs: Drain Current and Power Dissipation

Permissible loss and drain current, which are typical maximum ratings of MOSFET, are calculated as follows.

(A different expression of current is adopted for some products.)

Power dissipation is calculated by thermal resistance and channel temperature. Drain current is calculated by the calculated power dissipation and ON resistance, using Ohm’s law.

### P_D: Power dissipation

⇒ **Power loss allowed in designated temperature condition of the device**

Q) How much is \( P_D \) of MOSFET with \( T_{ch(max)}=150{^\circ}C, \quad T_c=25{^\circ}C, \quad R_{th(ch-c)}=3.13{^\circ}C/W \)?

A) \[
P_D = \frac{T_{ch(max)} - T_c}{R_{th(ch-c)}} = \frac{150{^\circ}C - 25{^\circ}C}{3.13{^\circ}C/W} = 39.9 \text{ W} \div 40 \text{ W}
\]

### I_D: Drain current

⇒ **DC rating: DC current that flows in forward direction. (defined at room temperature)**

Q) How much is \( I_D \) rating of MOSFET with \( P_D=40 \text{ W} \), \( R_{DS(ON)}=0.16 \Omega \) Max?

A) \[
I_D = \left( \frac{P_D}{R_{DS(ON)}} \right)^{1/2} = \left( \frac{40 \text{ W}}{0.16 \Omega} \right)^{1/2} = 15.8 \text{ A}
\]

### I_{DP}: Pulse drain current

⇒ **Maximum drain current at designated pulse width. Generally, about 4 times DC current**

Q) How much is \( I_{DP} \) of MOSFET with \( I_D=15.8 \text{ A} \)?

A) \[
I_D \times 4 = 15.8 \text{ A} \times 4 = 63.2 \text{ A}
\]
Performance of MOSFETs: Avalanche Capability

As a feature of MOSFET *1, if it is within a certain energy, drain current ID and below the rated channel temperature Tch, there is performance that does not break even if it exceeds the rated voltage VDSS. This is called avalanche capability, the allowable energy is called avalanche energy, and the current is called avalanche current.

*A1: Some products do not guarantee the avalanche capability

**Avalanche energy**

⇒ Allowable maximum energy even when applied voltage exceeds **V_{DSS}** under designated conditions

**Avalanche current**

⇒ Allowable maximum current under avalanche condition

\[
E_{AS} = \int_0^{t_a} i_a(t) V_{BR} \, dt, \quad i_a(t) = I_{AR} \left(1 - \frac{t}{t_a}\right)
\]

\[
E_{AS} = \int_0^{t_a} I_{AR} V_{BR} \left(1 - \frac{t}{t_a}\right) \, dt
\]

\[
= I_{AR} V_{BR} \left[ t - \frac{t^2}{2t_a} \right]_0^{t_a}
\]

\[
= \frac{t_a}{2} (I_{AR} V_{BR})
\]

Fig. 3-10 Avalanche capability (energy, current) test circuit, waveform and calculation formula

SJ - MOS has a larger current density than D - MOS (π - MOS), but at the same current rating it has smaller avalanche capability.
Performance of MOSFETs: Characteristic of Capacitance

Capacitance characteristics of $C_{iss}$, $C_{rss}$, and $C_{oss}$ are important factors affecting switching characteristics of MOSFET.

$C_{iss}$: input capacitance ($C_{iss} = C_{gd} + C_{gs}$)
⇒ Sum of gate-drain and gate-source capacitance: It influences delay time; the bigger the $C_{iss}$, the longer the delay time.

$C_{rss}$: Reverse transfer capacitance ($C_{rss} = C_{gd}$)
⇒ Gate-drain capacitance: The bigger the $C_{rss}$, the more the characteristic of drain current rising deteriorates, which is disadvantageous for MOSFETs' loss. Low capacitance is needed to drive at high speed.

$C_{oss}$: Output capacitance ($C_{oss} = C_{gd} + C_{ds}$)
⇒ Sum of gate-drain and drain-source capacitance: It influences turn-off characteristic, and loss with light load. In the case of large $C_{oss}$, turn-off $dv/dt$ decreases, which is advantageous for noise. But loss with light load increases.

![Capacitance model of MOSFET](image1)

![Typical capacitance characteristic of MOSFET](image2)

Fig. 3-11(a) Capacitance model of MOSFET

Fig. 3-11(b) Typical capacitance characteristic of MOSFET
There are two modes of safe operating area (SOA).

1. **Forward Bias SOA (F.B. SOA):** Usable area of current and voltage at ON status.
2. **Reverse Bias SOA (R.B. SOA):** Usable area of current and voltage at turn-off operation.

   Applied pulse width is very narrow because of use under switching operation. Each mode can be defined as shown in Fig. 3-12(a).

- As for the guarantee of avalanche, rated voltage / current operation (short time) at turn-off is generally guaranteed as for the MOSFET, but R. B. SOA has not been announced.
- F.B.SOA consists of three restriction areas, rated current, rated voltage and thermal resistance areas, and secondary breakdown area.
- The three restriction areas are limited by ratings of device or calculated from thermal resistance. But secondary breakdown area is obtained by measurement of the actual device.

**Fig. 3-12(a) Defining SOA in actual operation**

**Fig. 3-12(b) Example of MOSFET’s F.B.SOA**
An IGBT is a device suitable for high-current control combining a voltage-driven MOSFET in the front stage and a transistor allowing a large current to flow in the rear stage.

[Equivalent circuit and operation details]
• The equivalent circuit of the IGBT is shown in Fig. 3-13 (b). The RBE value is set so that the NPN Tr does not turn on.
• Applying ON signal to gate of an Nch MOSFET turns on conduction state.
• As a result, current flows from the emitter to the base of PNP Tr. This base current works to lower the ON resistance of Nch MOSFET. (Conductivity modulation effect)

[Comparison with MOSFET]
• Gate driving operation is the same as Nch MOSFETs.
• In ON state, decrement of ON resistance of Nch MOS enables high current flow.
• Voltage drop across the emitter and base of PNP Tr occurs in the entire current region. (Approximately 1.0 V is added up as ON voltage.)
Operation of Insulated-Gate Bipolar Transistors (IGBTs)

Operation of the IGBT connected as in Fig. 3-14(a) is shown below.

1. Inversion layer is made in P layer under gate by applying positive voltage to gate. The Nch MOSFET in Fig. 3-14(b) turns on like a normal Nch MOSFET.
2. When the Nch MOSFET is ON status, collector’s potential is positive. So, holes are injected from P+ through N+ to N−, and this injection accelerates injection of electrons from emitter.
3. As a result, increment of carriers (electrons and holes) decreases resistance of N− layer that normally has high resistance (conductivity modulation effect).

Thus, ON resistance of the Nch MOSFET varies to lower as shown in Fig. 3-14(b).

Fig. 3-14(a) Operation of IGBT

Fig. 3-14(b) Equivalent circuit of IGBT and image of actual operation
As shown in Fig. 3-15 (a), the vertical design of the IGBT has been evolving. Starting from the PT structure, thin PT (generally called “Field Stop”) structure is becoming mainstream as thin wafers are now used. (Gate structure is the same as MOSFET.)

**Performance Improvement of IGBTs: Evolution of Vertical Design**

**PT (Punch-Through) structure**
- Lifetime control in N- layer (drift layer)
- Emitter (E)  
- Gate (G)
- Collector (C)

**NPT (Non-Punch-Through) structure**
- Control of dopant in P+ layer.
- Injection control of carrier (hole)
- Emitter (E)  
- Gate (G)
- Collector (C)

**Thin PT (Field Stop) structure**
- Control of dopant in P+ layer.
- Injection control of carrier (hole)
- Emitter (E)  
- Gate (G)
- Collector (C)

- Having positive relation between temperature and $V_{CE(sat)}$
- High breakdown capability
- Achieving high-speed switching and low $V_{CE(sat)}$

$V_{CE(sat)}$ characteristic of PT type has a current value (called “Q point”) that crosses at high temperature and at room temperature. Since the high-temperature $V_{CE(sat)}$ is always high in the NPT type (like MOSFET), it is easier to balance the collector current even when operating in parallel.

Note: $V_{CE(sat)}$ Characteristic - voltage drop when collector current flows in forward direction.
Reverse conductive IGBT: RC-IGBT

The structure of the RC-IGBT is shown in Fig. 3-16 (a). A diode is formed by making a part of the p-type layer, which is the collector of the IGBT, n-type. This diode has the same function as FWD * 1, which is generally inserted in the IGBT.

With the introduction of thin wafer technology, it became possible to commercialize this configuration. Since the diode and the IGBT are one chip, it is easy to assemble. Because it is difficult to control the performance of the diode and the IGBT separately, the RC-IGBT is unsuitable for certain applications.

Injection-enhanced gate transistor: IEGT

Generally, in the high-voltage IGBT, it is difficult to obtain low $V_{CE\,(sat)}$ characteristics because the carrier concentration of the drift layer (n-type layer) on the emitter side is low.

The IEGT was developed to obtain low $V_{CE\,(sat)}$ performance at high withstand voltage (generally 1200 V or higher).

Fig. 3-16(b) shows the IEGT’s structure and principle.

It has a trench gate structure. Drawing out of the gate electrode is thinned out. As a result, carriers are accumulated just under the thinned gate electrode, increasing the carrier concentration on the emitter side.

This high carrier density decreases resistance of drift layer, and makes $V_{CE\,(sat)}$ low.
IGBTs are suitable for applications that have easy driving circuit and need high current. They are currently used in IH (Induction Heating) equipment adopting soft-switching under 50kHz, home appliances, vehicles, and a wide variety of AC drives. In future, their application fields are expected to expand to include various AC drives.

Note: IGBTs are less suitable for high-speed switching than MOSFETs because of bipolar operation.

Table 3-3. Typical application of IGBTs

<table>
<thead>
<tr>
<th>Features</th>
<th>Home appliance and induction heating equipment</th>
<th>General inverter</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage</td>
<td>600V to 1800V</td>
<td>600V</td>
</tr>
<tr>
<td>Application</td>
<td>Cooking equipment, IH rice cooker, Inverter microwave oven, IH heating of copier</td>
<td>Inverter washer, UPS, Inverter controller, Inverter air conditioner, Air conditioner for automobile</td>
</tr>
</tbody>
</table>

TO-3P(N)

(1) Only for soft switching (voltage/current resonance)
(2) Low switching loss
(3) Includes an FWD

(1) For hard switching
(2) High breakdown capacity
(3) Includes an FRD

TO-220SIS, TO-3P(N)
This page compares the forward characteristics of the MOSFET (D-MOS) and the IGBT at voltage from 500 to 600 V. In the low-current area, the MOSFET has small voltage drop, and has an advantage. On the other hand, the forward voltage characteristic of the IGBT is better than that of the MOSFET in the high-current area, as shown in Fig. 3-17. As the forward characteristic of the MOSFET has strong positive dependence on temperature, the difference in performance of IGBT and MOSFET widens as temperature increases.

This figure compares medium- and high-voltage products.

Low-voltage MOSFETs, such as trench MOSFETs, have much lower ON resistance than IGBTs in working current area.

In view of these characteristics and switching performances:

- MOSFETs are adopted for applications such as switching power supply operating at about 100 kHz and at low current density.
- IGBTs are adopted for applications such as AC drive operating under 20 kHz and at high current density.

Fig. 3-17 Comparison of forward characteristics between MOSFET and IGBT
## Comparison of Transistors by Structure

<table>
<thead>
<tr>
<th>Structure of transistors</th>
<th>Bipolar Transistor (BJT)</th>
<th>MOSFET</th>
<th>IGBT</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Gate (base) driving method</strong></td>
<td><strong>Current driving</strong> (Low input impedance)</td>
<td><strong>Voltage driving</strong> (High input impedance)</td>
<td><strong>Voltage driving</strong> (High input impedance)</td>
</tr>
<tr>
<td><strong>Gate (base) driving circuit</strong></td>
<td>Complicated (High part counts)</td>
<td>Simple</td>
<td>Simple</td>
</tr>
<tr>
<td><strong>Forward characteristic</strong></td>
<td>Low $V_{CE\text{(sat)}}$</td>
<td>High ON voltage (High current region) No threshold voltage</td>
<td>Low $V_{CE\text{(sat)}}$ With threshold voltage</td>
</tr>
<tr>
<td><strong>Switching speed</strong></td>
<td>Low speed (with carrier accumulation effect)</td>
<td>Ultra high speed (Unipolar operation)</td>
<td>High speed (Middle of MOSFET and BJT)</td>
</tr>
<tr>
<td><strong>FWD (Include body diode)</strong></td>
<td>No</td>
<td>Yes (Body diode)</td>
<td>No (Yes in RC structure)</td>
</tr>
<tr>
<td><strong>Safe operating area</strong></td>
<td>Narrow</td>
<td>Wide</td>
<td>Middle</td>
</tr>
</tbody>
</table>
Datasheets of MOSFET: Maximum Ratings

<Absolute maximum ratings>

Absolute Maximum Ratings (Ta = 25°C)

<table>
<thead>
<tr>
<th>Characteristics</th>
<th>Symbol</th>
<th>Rating</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Drain-source voltage</td>
<td>V_DSS</td>
<td>600</td>
<td>V</td>
</tr>
<tr>
<td>Gate-source voltage</td>
<td>V_GSS</td>
<td>±30</td>
<td>V</td>
</tr>
<tr>
<td>Drain current DC (Note 1)</td>
<td>I_D</td>
<td>12</td>
<td>A</td>
</tr>
<tr>
<td>Drain current Pulse (Note 1)</td>
<td>I_DP</td>
<td>48</td>
<td>A</td>
</tr>
<tr>
<td>Drain power dissipation (T_c = 25°C)</td>
<td>P_D</td>
<td>45</td>
<td>W</td>
</tr>
<tr>
<td>Single pulse avalanche energy (Note 2)</td>
<td>E_A0</td>
<td>350</td>
<td>mJ</td>
</tr>
<tr>
<td>Avalanche current</td>
<td>I_AR</td>
<td>12</td>
<td>A</td>
</tr>
<tr>
<td>Repetitive avalanche energy (Note 3)</td>
<td>E_AR</td>
<td>4.5</td>
<td>mJ</td>
</tr>
<tr>
<td>Channel temperature</td>
<td>T_ch</td>
<td>150</td>
<td>°C</td>
</tr>
<tr>
<td>Storage temperature range</td>
<td>T_TSG</td>
<td>-55 to 150</td>
<td>°C</td>
</tr>
</tbody>
</table>

Note 1: Ensure that the channel temperature does not exceed 150°C.
Note 2: V_{DSS} = 90 V, T_{ch} = 25°C (initial), L = 4.36 mH, R_G = 25 Ω, I_AR = 3.0 A
Note 3: Repetitive rating: pulse width limited by maximum channel temperature
This transistor is an electrostatic-sensitive device. Please handle with caution.

- **Drain-source voltage (V_DSS)**
  Maximum voltage of drain to source that can be applied

- **Gate-source voltage (V_GSS)**
  Maximum voltage of drain to source that can be applied
  Circuit must be designed not to exceed this voltage including surge voltage.

- **Drain current (I_D)**
  Maximum drain current

- **Drain current (pulsed) (I_DP)**
  Maximum pulsed drain current
  Normally, pulse width is described in safe operating area.

- **Power dissipation (P_D)**
  Power loss allowed to generate in the device
  Allowable thermal capability at T_c=25°C.

- **Avalanche energy, single-pulse and continuous (E_A0)**
  Maximum allowed energy under designated condition

- **Avalanche current (I_AR)**
  Maximum current at avalanche operation

- **Channel temperature (T_ch)**
  Maximum channel temperature at which the device can operate

- **Storage temperature (T_TSG)**
  Temperature range for storage without operating the MOSFET
Datasheets of MOSFET: Electrical Characteristics

**<Thermal Characteristics>**
Used to calculate channel temperature

<table>
<thead>
<tr>
<th>Characteristics</th>
<th>Symbol</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Thermal resistance, channel to case</td>
<td>$R_{th\ (ch-c)}$</td>
<td>2.78</td>
<td>°C/W</td>
</tr>
<tr>
<td>Thermal resistance, channel to ambient</td>
<td>$R_{th\ (ch-a)}$</td>
<td>62.5</td>
<td>°C/W</td>
</tr>
</tbody>
</table>

**<Electrical characteristics>**

<table>
<thead>
<tr>
<th>Characteristics</th>
<th>Symbol</th>
<th>Test Condition</th>
<th>Min</th>
<th>Typ.</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gate leakage current</td>
<td>$I_{GSS}$</td>
<td>$V_{GS} = \pm 30\ V$, $V_{DS} = 0\ V$</td>
<td>—</td>
<td>—</td>
<td>±1</td>
<td>μA</td>
</tr>
<tr>
<td>Drain cut-off current</td>
<td>$I_{DSS}$</td>
<td>$V_{DS} = 600\ V$, $V_{GS} = 0\ V$</td>
<td>—</td>
<td>—</td>
<td>10</td>
<td>μA</td>
</tr>
<tr>
<td>Drain-source breakdown voltage</td>
<td>$V_{(BR)\ DSS}$</td>
<td>$I_{D} = 10\ mA$, $V_{GS} = 0\ V$</td>
<td>600</td>
<td>—</td>
<td>—</td>
<td>V</td>
</tr>
<tr>
<td>Gate threshold voltage</td>
<td>$V_{th}$</td>
<td>$V_{DS} = 10\ V$, $I_{D} = 1\ mA$</td>
<td>2.0</td>
<td>—</td>
<td>4.0</td>
<td>V</td>
</tr>
<tr>
<td>Drain-source ON resistance</td>
<td>$R_{DS(ON)}$</td>
<td>$V_{GS} = 10\ V$, $I_{D} = 6\ A$</td>
<td>—</td>
<td>0.45</td>
<td>0.55</td>
<td>Ω</td>
</tr>
<tr>
<td>Forward transfer admittance</td>
<td>$</td>
<td>Y_{fs}</td>
<td>$</td>
<td>$V_{DS} = 10\ V$, $I_{D} = 6\ A$</td>
<td>1.9</td>
<td>7.5</td>
</tr>
</tbody>
</table>

- **Gate leakage current** ($I_{GSS}$)
  Cut-off current from gate to source

- **Drain cut-off current** ($I_{DSS}$)
  Cut-off current from drain to source

- **Drain-source breakdown voltage** ($V_{(BR)DSS}$)
  Breakdown voltage between drain and source
  Gate and source are shorted so as not to make a channel.

- **Gate threshold voltage** ($V_{th}$)
  Gate-source voltage that can send designated drain current

- **Drain source ON resistance** ($R_{DS(ON)}$)
  It corresponds to collector-emitter saturation voltage ($V_{CE(sat)}$) of bipolar transistor. Voltage drop is expressed as resistance under designated condition. It has positive thermal coefficient.

- **Forward transfer admittance** ($|Y_{fs}|$)
  The ratio of change of output current to change of gate input voltage. Its unit is “S: siemens”, same as [A]/[V].
**Datasheets of MOSFET: Capacitance and Switching Characteristics**

### <Electrical characteristics>

<table>
<thead>
<tr>
<th>Capacitance Type</th>
<th>Symbol</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input capacitance</td>
<td>$C_{iss}$</td>
<td>1800</td>
<td>pF</td>
</tr>
<tr>
<td>Reverse transfer capacitance</td>
<td>$C_{rss}$</td>
<td>9</td>
<td>pF</td>
</tr>
<tr>
<td>Output capacitance</td>
<td>$C_{oss}$</td>
<td>190</td>
<td>pF</td>
</tr>
</tbody>
</table>

- **Input capacitance ($C_{iss}$)** equivalent to $C_{gd} + C_{gs}$
  Gate-drain and gate-source capacitance

- **Reverse transfer capacitance ($C_{rss}$)** equivalent to $C_{gd}$
  Gate-drain capacitance

- **Output capacitance ($C_{oss}$)** equivalent to $C_{gd} + C_{ds}$
  Gate-drain and drain-source and gate-drain capacitance

#### Switching time

<table>
<thead>
<tr>
<th>Switching Time</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rise time ($t_r$)</td>
<td>40</td>
<td>ns</td>
</tr>
<tr>
<td>Turn-on time ($t_{on}$)</td>
<td>80</td>
<td>ns</td>
</tr>
<tr>
<td>Fall time ($t_f$)</td>
<td>15</td>
<td>ns</td>
</tr>
<tr>
<td>Turn-off time ($t_{off}$)</td>
<td>110</td>
<td>ns</td>
</tr>
</tbody>
</table>

- **Rise time ($t_r$)**
  It is the time when drain-source voltage varies from 90% to 10%.

- **Turn-on time ($t_{on}$)**
  It is the time between the instant when gate-source voltage rises to 10% and the instant when drain-source voltage falls to 10%.

- **Fall time ($t_f$)**
  It is the time when drain-source voltage varies from 10% to 90%.

- **Turn-off time ($t_{off}$)**
  It is the time between the instant when gate-source voltage falls to 90% and the instance when drain-source voltage rises to 90%.
## Datasheets of MOSFET: Body Diode

### <Electrical characteristics>

<table>
<thead>
<tr>
<th>Characteristics</th>
<th>Symbol</th>
<th>Test Condition</th>
<th>Min</th>
<th>Typ.</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Continuous drain reverse current</td>
<td>IDR</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>12</td>
<td>A</td>
</tr>
<tr>
<td>(Note 1)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Pulse drain reverse current</td>
<td>IDRP</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>48</td>
<td>A</td>
</tr>
<tr>
<td>(Note 1)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Forward voltage (diode)</td>
<td>VDSF</td>
<td>IDR = 12 A, VGS = 0 V</td>
<td>—</td>
<td>—</td>
<td>−1.7</td>
<td>V</td>
</tr>
<tr>
<td>Reverse recovery time</td>
<td>trr</td>
<td>IDR = 12 A, VGS = 0 V,</td>
<td>—</td>
<td>1200</td>
<td>—</td>
<td>ns</td>
</tr>
<tr>
<td>Reverse recovery charge</td>
<td>Qrr</td>
<td>dlIDR/dt = 100 A/μs</td>
<td>—</td>
<td>13</td>
<td>—</td>
<td>μC</td>
</tr>
</tbody>
</table>

- **Continuous drain reverse current** ($I_{DR}$)
  Forward current of drain-source diode with DC

- **Pulse drain reverse current** ($I_{DRP}$)
  Forward current of drain-source diode with pulse

- **Forward voltage (diode)** ($V_{DSF}$)
  Voltage dropdown of drain-source diode with forward current

- **Reverse recovery time** ($t_{rr}$)
  Reverse recovery time of drain-source diode under designated condition

- **Reverse recovery charge** ($Q_{rr}$)
  Reverse recovery charge of drain-source diode under designated condition
RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as “TOSHIBA”. Hardware, software and systems described in this document are collectively referred to as “Product”.

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.

- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA’s written permission, reproduction is permissible only if reproduction is without alteration/omission.

- Though TOSHIBA works continually to improve Product’s quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the “TOSHIBA Semiconductor Reliability Handbook” and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS’ PRODUCT DESIGN OR APPLICATIONS.

- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT (“UNINTENDED USE”). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative or contact us via our website.

- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.

- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.

- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.

- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.

- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.

- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.