MOSFET in 4-Pin DNF8x8 Package (TK25V60X) Reference Guide
Table of Contents

1. INTRODUCTION ......................................................................................................................... 3

2. VERIFICATION OF MOSFET OPERATION BY SIMULATION ............................................. 4
   2.1. Simulation model.................................................................................................................... 4
   2.2. PCB trace inductances......................................................................................................... 5
   2.3. Simulation for the MOSFET in the 3-pin package................................................................. 7
       2.3.1. Operation with a 10-Ω gate resistor .............................................................................. 7
       2.3.2. Operation with a 3.3-Ω gate resistor ........................................................................... 10
   2.4. Simulation for the MOSFET in the 4-pin package............................................................... 12
       2.4.1. Comparison with the MOSFET in the 3-pin package (Rg = 3.3 Ω) ................... 12
       2.4.2. Simulation for the MOSFET in the 4-pin package (Rg = 1 Ω) .............................. 15

3. CONCLUSION .......................................................................................................................... 17
1. Introduction

A super-junction structure was developed to improve the trade-off between on resistance and breakdown voltage for high-voltage power MOSFETs, 600V or above. The use of a super-junction structure helps reduce the on-resistance and increase the switching speed of MOSFETs. However, as the switching speed increases, the source wire inductance in a package has begun to affect the switching speed. This inductance sometimes limits to increase the MOSFET switching speed and efficiency.

If the voltage caused by parasitic inductances and a sharp change in turn-off current is added on the gate voltage of a MOSFET, the gate goes into oscillation. In addition, a voltage induced by a change in drain current during turn-on and a parasitic source inductance in the MOSFET might exert a negative feedback effect on the gate drive and it is impossible to obtain desired switching performance and efficiency.

The DFN8x8 package provides solutions for these problems. DFN8x8 is a 4-pin package in which the source wire is separated into a drain current path and a gate drive path. Therefore, the DFN8x8 package has the gate, drain, and source pins, and a source pin for the gate drive. This package structure helps reduce the internal source wire inductance effect.

Toshiba’s TK25V60X of the DTMOSIV-H series is housed in the 4-pin DFN8x8 package. The TK25V60X provides high-speed switching characteristics ideal for power factor correction (PFC) circuits for AC-DC power supply applications. This reference guide first shows the results of simulation of the TK25V60X when used as a 3-pin device. Then it identifies problems to be solved to increase the MOSFET MOSFET switching speed.

Next, this reference guide demonstrates how the TK25V60X in a 4-pin package helps solve these problems, referring to the results of circuit simulations. The focus is on showing that the 4-pin DFN8x8 package enables the TK25V60X to switch at a higher speed and thus improve the power supply efficiency.

To download the datasheets for the MOSFETs in the DFN8x8 package → Click Here
2. Verification of MOSFET operation by simulation

2.1. Simulation model

This section describes the simulation models used for verification. The PSpice model of the TK25V60X available on Toshiba's website provides the characteristics of only the MOSFET chip. In order to simulate the operation of the TK25V60X including the effect of its package, it is necessary to add package parasitic inductances externally to the PSpice model. Figure 2.1.1 compares the internal structure and parasitic inductances of the DFN8x8 package when used as 4-pin and 3-pin packages. The bonding wires between the MOSFET chip and each of the package leads have inductances as shown in Figure 2.1.1. Figure 2.1.2 shows simulation models including the internal parasitic inductances of the DFN8x8 package.

![Figure 2.1.1 Bonding wires in the DFN8x8 package](image)

![Figure 2.1.2 Simulation models](image)
2.2. PCB trace inductances

The PCB trace inductances can be calculated through an electromagnetic field analysis. Figure 2.2.1 shows the analysis conditions, and Table 2.1 shows the analysis results.

1. Copper trace thickness: 0.1 mm
2. Trace widths: Drain and source lines = 10 mm, gate line = 3 mm
3. Trace length: 50 mm
4. Frequency: 1 MHz

![Figure 2.2.1 Conditions for the electromagnetic field analysis](image)

**Table 2.1 Results of the electromagnetic field analysis**

<table>
<thead>
<tr>
<th></th>
<th>Analysis Results with W = 3 mm</th>
<th>Analysis Results with W = 10 mm</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inductance per mm</td>
<td>Inductance when L = 50 mm</td>
<td>Inductance per mm</td>
</tr>
<tr>
<td>of trace</td>
<td></td>
<td>of trace</td>
</tr>
<tr>
<td>0.207 nH/mm</td>
<td>10.4 nH</td>
<td>0.0844 nH/mm</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4.22 nH</td>
</tr>
</tbody>
</table>

The inductance increases in proportion to the trace length. It is necessary to be calculated based on the length of each trace. Figure 2.2.2 shows the relationships between devices and trace inductances as well as the inductance labels. Table 2.2 lists the lengths and inductances of these traces.

![Figure 2.2.2 Relationships between devices and trace inductances](image)
### Table 2.2 PCB parasitic inductances

<table>
<thead>
<tr>
<th>FET</th>
<th>Trace</th>
<th>Description</th>
<th>Trace Length</th>
<th>Trace Width</th>
<th>Parasitic Inductance</th>
</tr>
</thead>
<tbody>
<tr>
<td>TK25V60X (4-pin)</td>
<td>Lg_pcb</td>
<td>Driver output to FET gate terminal</td>
<td>10 mm</td>
<td>3 mm</td>
<td>2.1 nH</td>
</tr>
<tr>
<td></td>
<td>Ls_pcb1</td>
<td>FET source terminal to power GND</td>
<td>15 mm</td>
<td>10 mm</td>
<td>1.3 nH</td>
</tr>
<tr>
<td></td>
<td>Ls_pcb2</td>
<td>FET source terminal to driver GND</td>
<td>5 mm</td>
<td>3 mm</td>
<td>1.1 nH</td>
</tr>
<tr>
<td></td>
<td>Ld_pcb</td>
<td>Inductor L to FET drain terminal</td>
<td>20 mm</td>
<td>10 mm</td>
<td>1.7 nH</td>
</tr>
<tr>
<td>TK25V60X 3-pin equivalent</td>
<td>Lg_pcb</td>
<td>Driver output to FET gate terminal</td>
<td>10 mm</td>
<td>3 mm</td>
<td>2.1 nH</td>
</tr>
<tr>
<td></td>
<td>Ls_pcb1</td>
<td>FET source terminal to power GND</td>
<td>15 mm</td>
<td>10 mm</td>
<td>1.3 nH</td>
</tr>
<tr>
<td></td>
<td>Ls_pcb2</td>
<td>FET source terminal to driver GND</td>
<td>5 mm</td>
<td>3 mm</td>
<td>1.1 nH</td>
</tr>
<tr>
<td></td>
<td>Ld_pcb</td>
<td>Inductor L to FET drain terminal</td>
<td>20 mm</td>
<td>10 mm</td>
<td>1.7 nH</td>
</tr>
</tbody>
</table>
2.3. Simulation for the MOSFET in the 3-pin package

2.3.1. Operation with a 10-Ω gate resistor

Figure 2.3.1.1 shows the circuit simulated. The simulation conditions are as follows:

1. Supply voltage: \( V_8 = 300 \) V
2. Inductance: \( L = 250 \) μH, initial current (\( I_C \)) = 10 A
3. MOSFET driver: Supply voltage (\( V_7 \)) = 10 V
   Output resistor (\( R_{32} \)) = 0.5 Ω (common push-pull output), \( T_{rise} = T_{fall} = 10 \) ns
4. External gate resistor: \( R_{gate4} = 10 \) Ω

* The assumption is that the device temperature remains constant at 25°C without self-heating.

![Simulation Circuit Diagram](image-url)
Figure 2.3.1.2 Turn-on current waveform

Figure 2.3.1.3 Turn-on voltage waveform

Figure 2.3.1.4 Turn-on switching loss

27 μJ
Figure 2.3.1.4 shows the waveform that current value multiplies voltage value during turn-on. Integrating this curve over time gives turn-on switching loss, which is calculated to be 27 μJ. Figure 2.3.1.5 shows the turn-off gate waveform. As shown, the gate-source voltage (Vgs) did not oscillate.

Next, we replaced the external 10-Ω gate resistor with a 3.3-Ω resistor to reduce the turn-on switching loss in order to increase the power supply efficiency.
2.3.2. Operation with a 3.3-Ω gate resistor

The following shows the results of a simulation with a 3.3-Ω gate resistor.

![Figure 2.3.2.1 Turn-on current waveform](image1)

![Figure 2.3.2.2 Turn-on voltage waveform](image2)

![Figure 2.3.2.3 Turn-on switching loss](image3)
The turn-on switching loss was 18 μJ, a 33% reduction from the circuit using a 10-Ω gate resistor. However, the gate voltage (Vgs) oscillated during turn-off. If the gate voltage oscillation conducts to the ground line, the ground bounce could cause a malfunction of the surrounding parts or EMI noise. Careful verification is necessary for actual applications.

Next, we replaced the MOSFET with the 4-pin TK25V60X and performed a simulation without changing any component values.
2.4. Simulation for the MOSFET in the 4-pin package

2.4.1. Comparison with the MOSFET in the 3-pin package (Rg = 3.3 Ω)

Figure 2.4.1.1 shows the simulation circuit. The PCB trace inductances listed in Table 2.2 were used for this simulation. The 4-pin MOSFET (Q3) and the 3-pin MOSFET (Q4) were simulated under the same conditions with a 3.3-Ω gate resistor.

![Figure 2.4.1.1 Simulation Circuit](image-url)
Figure 2.4.1.2 Turn-on current waveform

Figure 2.4.1.3 Turn-on voltage waveform

Figure 2.4.1.4 Turn-on switching loss

50% lower than the 3-pin MOSFET
The MOSFET in the 4-pin package did not have gate voltage oscillation during turn-off. It was confirmed that the use of the 4-pin DFN8x8 package is effective in suppressing gate voltage oscillation during turn-off.

In addition, the MOSFET in the 4-pin package had a higher switching speed and 50% less switching loss than the MOSFET in the 3-pin package. Because the 4-pin DFN8x8 package has separate gate drive path and drain current lines, the MOSFET does not suffer from a negative feedback effect on the gate drive. However, in the case of the 3-pin package, the source inductance (package lead + PCB trace) and the voltage induced by a rapid change in turn-on current exert a negative feedback effect on the gate drive.

Next, we replaced the gate resistor with even a smaller-value resistor to determine whether it is possible to further reduce the switching loss and thereby increase power supply efficiency.
2.4.2. Simulation for the MOSFET in the 4-pin package (Rg = 1 Ω)

In order to further increase the switching speed of the 4-pin MOSFET, we replaced the external 3.3-Ω gate resistor (Rgate3) in Figure 2.4.1.1 with a 1-Ω resistor. The following shows the simulation results.

**Figure 2.4.2.1** Turn-on current waveform

**Figure 2.4.2.2** Turn-on voltage waveform

**Figure 2.4.2.3** Turn-on switching loss
The use of an external 1-Ω gate resistor increased the turn-on switching speed, reducing the switching loss by roughly 23%. In addition, gate voltage oscillation did not occur during turn-off. Whereas it was difficult to use a small-value gate resistor for a 3-pin MOSFET due to gate voltage oscillation, the 4-pin MOSFET is less susceptible to gate voltage oscillation and thus allows the use of a small-value gate resistor. The MOSFET in the 4-pin package provides higher switching speed and higher efficiency.

Figure 2.4.2.4 Turn-off gate waveform
3. Conclusion

We performed circuit simulations to analyze the switching characteristics of the TK25V60X, a super-junction MOSFET in the 4-pin DFN8x8 package of the DTMOSIV-H series, in comparison with the same MOSFET die in a 3-pin package.

The MOSFET in the 3-pin package suffered gate voltage oscillation when an external gate resistor (Rg) value was reduced to increase the MOSFET switching speed and efficiency. In contrast, the 4-pin MOSFET was free from gate voltage oscillation. If the use of a MOSFET in a 3-pin package causes gate voltage oscillation due to the effects of PCB traces and the gate driving circuit, a MOSFET in a 4-pin package can be used as a solution. In addition, the MOSFET in a 4-pin package provides faster switching and lower turn-on loss than the MOSFET in a 3-pin package.

We also confirmed that, to reduce switching loss, a smaller external gate resistor can be used for the MOSFET in a 4-pin package. Even with a small gate resistor, gate voltage oscillation did not occur. The use of a MOSFET in the 4-pin DFN8x8 package is beneficial when you need to reduce switching loss.

Table 3.1 summarizes the simulation results.

<table>
<thead>
<tr>
<th>Product</th>
<th>Package</th>
<th>External Gate Resistor</th>
<th>Id Slew Rate</th>
<th>Turn-Off Gate Oscillation</th>
<th>Turn-On Switching Loss</th>
<th>Turn-On Switching Loss (Relative to 3-pin MOSFET using 10-Ω gate resistor)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TK25V60X</td>
<td>DFN8x8</td>
<td>1 Ω</td>
<td>10030 A/μs</td>
<td>N</td>
<td>7 μJ</td>
<td>26%</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3.3 Ω</td>
<td>82800 A/μs</td>
<td>N</td>
<td>9 μJ</td>
<td>33%</td>
</tr>
<tr>
<td>3-pin</td>
<td>DFN8x8</td>
<td>3.3 Ω</td>
<td>4830 A/μs</td>
<td>Y</td>
<td>18 μJ</td>
<td>67%</td>
</tr>
</tbody>
</table>

The turn-on loss of the TK25V60X in the 4-pin package with a 1Ω external gate resistor was only 26% of that of the MOSFET in the 3-pin package with a 10 Ω external gate resistor. For a typical PFC circuit with a 1.0-kW output, this translates to an efficiency increase of roughly 0.4%.

As described above, the use of a 4-pin package makes the MOSFET less susceptible to gate voltage oscillation and allows faster switching than a 3-pin package.
Terms of Use

This terms of use is made between Toshiba Electronic Devices and Storage Corporation ("We") and customers who use documents and data that are consulted to design electronics applications on which our semiconductor devices are mounted ("this Reference Design"). Customers shall comply with this terms of use. Please note that it is assumed that customers agree to any and all this terms of use if customers download this Reference Design. We may, at its sole and exclusive discretion, change, alter, modify, add, and/or remove any part of this terms of use at any time without any prior notice. We may terminate this terms of use at any time and for any reason. Upon termination of this terms of use, customers shall destroy this Reference Design. In the event of any breach thereof by customers, customers shall destroy this Reference Design, and furnish us a written confirmation to prove such destruction.

1. Restrictions on usage
1. This Reference Design is provided solely as reference data for designing electronics applications. Customers shall not use this Reference Design for any other purpose, including without limitation, verification of reliability.
2. This Reference Design is for customer’s own use and not for sale, lease or other transfer.
3. Customers shall not use this Reference Design for evaluation in high or low temperature, high humidity, or high electromagnetic environments.
4. This Reference Design shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.

2. Limitations
1. We reserve the right to make changes to this Reference Design without notice.
2. This Reference Design should be treated as a reference only. We are not responsible for any incorrect or incomplete data and information.
3. Semiconductor devices can malfunction or fail. When designing electronics applications by referring to this Reference Design, customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of semiconductor devices could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Customers must also refer to and comply with the latest versions of all relevant our information, including without limitation, specifications, data sheets and application notes for semiconductor devices, as well as the precautions and conditions set forth in the "Semiconductor Reliability Handbook".
4. When designing electronics applications by referring to this Reference Design, customers must evaluate the whole system adequately. Customers are solely responsible for all aspects of their own product design or applications. WE ASSUME NO LIABILITY FOR CUSTOMERS’ PRODUCT DESIGN OR APPLICATIONS.
5. No responsibility is assumed by us for any infringement of patents or any other intellectual property rights of third parties that may result from the use of this Reference Design. No license to any intellectual property right is granted by this terms of use, whether express or implied, by estoppel or otherwise.
6. THIS REFERENCE DESIGN IS PROVIDED "AS IS". WE (a) ASSUME NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (b) DISCLAIM ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO THIS REFERENCE DESIGN, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.

3. Export Control
Customers shall not use or otherwise make available this Reference Design for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). This Reference Design may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of this Reference Design are strictly prohibited except in compliance with all applicable export laws and regulations.

4. Governing Laws
This terms of use shall be governed and construed by laws of Japan.