

RD Number: RD091

RD Title: TB62269FTAG Evaluation Circuit

Item No.	Designator	Quantity	Value	Part Number	Manufacturer	Description	Package	Not Mount
1	OSCM	1		ST-1-3	MAC8	Logic pin		
2	OUT_A+	1		ST-1-3	MAC8	Logic pin		
3	OUT_A-	1		ST-1-3	MAC8	Logic pin		
4	OUT_B+	1		ST-1-3	MAC8	Logic pin		
5	OUT_B-	1		ST-1-3	MAC8	Logic pin		
6	VCC	1		ST-1-3	MAC8	Logic pin		
7	VM	1		ST-1-3	MAC8	Logic pin		
8	VREF	1		ST-1-3	MAC8	Logic pin		
9	CW_CCW	1		ST-1-3	MAC8	Logic pin		
10	MO	1		ST-1-3	MAC8	Logic pin		
11	GND(7端子)	7		ST-1-3	MAC8	Logic pin		
12	D_MODE0	1		ST-1-3	MAC8	Logic pin		
13	D_MODE1	1		ST-1-3	MAC8	Logic pin		
14	D_MODE2	1		ST-1-3	MAC8	Logic pin		
15	CLK	1		ST-1-3	MAC8	Logic pin		
16	ENABLE	1		ST-1-3	MAC8	Logic pin		
17	RESET	1		ST-1-3	MAC8	Logic pin		
18	LO	1		ST-1-3	MAC8	Logic pin		
19	VDD	1		ST-1-3	MAC8	Logic pin		
20	C_OSCM	1		GRM31A7U3A271JW31D	murata	Chip capacitor		
21	C_VCC	1		GRM319R72A104KA01D	murata	Chip capacitor		
22	C_VDD	1		EKMG250ELL101ME11D	NIPPON CHEMI-CON	Electrolytic capacitor		
23	C_VM1	1		EKMG500ELL101MHB5D	NIPPON CHEMI-CON	Electrolytic capacitor		
24	C_VM2	1		GRM319R72A104KA01D	murata	Chip capacitor		
25	C_VRF	1		GRM319R72A104KA01D	murata	Chip capacitor		
26	JP_VRF	1		2130S1*2GSE	Linkman	Jumper		

27		1		2180BAA	Linkman	Jumper Short		
28	JP_VCC	1		2130S1*2GSE	Linkman	Jumper		
29		1		2180BAA	Linkman	Jumper Short		
30	R_OSCM	1		RK73B2BTTD512J	KOA	Chip resistor		
31	R_MO	1		RK73B2BTTD104J	KOA	Chip resistor		
32	R_LO	1		RK73B2BTTD104J	KOA	Chip resistor		
33	R_RSA	1		ERJ-1TRQFR22U	panasonic	Chip resistor		
34	R_RSB	1		ERJ-1TRQFR22U	panasonic	Chip resistor		
35	D_MODE0	1		2130S1*3GSE	Linkman	Jumper		
36		1		2180BAA	Linkman	Jumper Short		
37	CW_CCW	1		2130S1*3GSE	Linkman	Jumper		
38		1		2180BAA	Linkman	Jumper Short		
39	D_MODE1	1		2130S1*3GSE	Linkman	Jumper		
40		1		2180BAA	Linkman	Jumper Short		
41	CON1	1		DF1BZ-4P-2.5DSA	Hirose Electric	Connector		
42	C_OAP	0				Chip capacitor		✓
43	C_OAM	0				Chip capacitor		✓
44	C_OBM	0				Chip capacitor		✓
45	C_OBP	0				Chip capacitor		✓
46	RSA	0				Logic pin		✓
47	RSB	0				Logic pin		✓
48	R_VRF1	0						✓
49	R_VRF2	0						✓
50	R_VRF1	2		PD-10	MAC8	Socket pin		
51	R_VRF2	2		PD-10	MAC8	Socket pin		
52	SW1	0		2130S1*3GSE	Linkman	Jumper		✓
53		0		2180BAA	Linkman	Jumper Short		✓
54	SW4	0		2130S1*3GSE	Linkman	Jumper		✓
55		0		2180BAA	Linkman	Jumper Short		✓
56	D_MODE2	1		2130S1*3GSE	Linkman	Jumper		
57		1		2180BAA	Linkman	Jumper Short		
58	SW7	0		2130S1*3GSE	Linkman	Jumper		✓
59		0		2180BAA	Linkman	Jumper Short		✓
60	ENABLE	1		2130S1*3GSE	Linkman	Jumper		

61		1		2180BAA	Linkman	Jumper Short		
62	RESET	1		2130S1*3GSE	Linkman	Jumper		
63		1		2180BAA	Linkman	Jumper Short		
64	IC1	1		TB62269FTAG	toshiba			
65								
66								
67								
68								
69								
70								
71								
72								
73								
74								
75								
76								
77								
78								
79								
80								
81								
82								
83								
84								
85								
86								
87								
88								
89								
90								
91								
92								
93								
94								

95								
96								
97								
98								
99								
100								

## Terms of Use

This terms of use is made between Toshiba Electronic Devices and Storage Corporation ("We") and customers who use documents and data that are consulted to design electronics applications on which our semiconductor devices are mounted ("this Reference Design"). Customers shall comply with this terms of use. Please note that it is assumed that customers agree to any and all this terms of use if customers download this Reference Design. We may, at its sole and exclusive discretion, change, alter, modify, add, and/or remove any part of this terms of use at any time without any prior notice. We may terminate this terms of use at any time and for any reason. Upon termination of this terms of use, customers shall destroy this Reference Design. In the event of any breach thereof by customers, customers shall destroy this Reference Design, and furnish us a written confirmation to prove such destruction.

### 1. Restrictions on usage

1. This Reference Design is provided solely as reference data for designing electronics applications. Customers shall not use this Reference Design for any other purpose, including without limitation, verification of reliability.
2. This Reference Design is for customer's own use and not for sale, lease or other transfer.
3. Customers shall not use this Reference Design for evaluation in high or low temperature, high humidity, or high electromagnetic environments.
4. This Reference Design shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.

### 2. Limitations

1. We reserve the right to make changes to this Reference Design without notice.
2. This Reference Design should be treated as a reference only. We are not responsible for any incorrect or incomplete data and information.
3. Semiconductor devices can malfunction or fail. When designing electronics applications by referring to this Reference Design, customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of semiconductor devices could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Customers must also

refer to and comply with the latest versions of all relevant our information, including without limitation, specifications, data sheets and application notes for semiconductor devices, as well as the precautions and conditions set forth in the "Semiconductor Reliability Handbook".

4. When designing electronics applications by referring to this Reference Design, customers must evaluate the whole system adequately. Customers are solely responsible for all aspects of their own product design or applications. WE ASSUME NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.

5. No responsibility is assumed by us for any infringement of patents or any other intellectual property rights of third parties that may result from the use of this Reference Design. No license to any intellectual property right is granted by this terms of use, whether express or implied, by estoppel or otherwise.

6. THIS REFERENCE DESIGN IS PROVIDED "AS IS". WE (a) ASSUME NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (b) DISCLAIM ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO THIS REFERENCE DESIGN, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.

### 3. Export Control

Customers shall not use or otherwise make available this Reference Design for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). This Reference Design may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of this Reference Design are strictly prohibited except in compliance with all applicable export laws and regulations.

### 4. Governing Laws

This terms of use shall be governed and construed by laws of Japan.