CDMOS Linear Integrated Circuit Silicon Monolithic

## TC78B009FTG

Sensorless PWM predriver for 3-phase brushless motor

## 1. Outline

The TC78B009FTG is a $3-$ phase PWM chopper predriver for sensorless brushless motor. Motor speed can be controlled by selecting among the PWM duty cycle, analog voltage, and $\mathrm{I}^{2} \mathrm{C}$. Non-volatile memory (NVM) is implemented and it can set according to the motors and directions for use. It also realizes closed loop speed control function without an external microcomputer.
TC78B009FTG is used with six external MOSFETs inverter to drive sensorless brushless motors of which output range is wide.


Weight: 0.06 g (typ.)

## 2. Applications

Fan, Pump, Portable Vacuum motors

## 3. Features

- Sensorless PWM drive
- Capable to drive Delta or Wye configured motors
- Operating voltage: 5.5 to 27 V (absolute maximum rating: 30V)
- Predriver for high side and low side N-ch MOSFETs drive
- 8 selectable levels of gate drive current
- Built-in closed loop speed control with adjustable speed curve
- Motor speed control by analog voltage, PWM duty cycle, or $\mathrm{I}^{2} \mathrm{C}$
- Serial interface $\left(\mathrm{I}^{2} \mathrm{C}\right)$ for various settings
- Standby mode (by STBY pin)
- Current monitor output (PHBF pin)
- CW/CCW control (CWCCW pin)
- Brake input pin (BRAKE pin)
- Rotation speed output (FG pin)
- Abnormality detection output (ALERT pin)
- Thermal shutdown (TSD)
- Under voltage lockout (UVLO)
- Charge pump low voltage detection (CPVSD)
- Output current limit (OCP)
- Over current detection (ISD)
- Lock protection
- Small QFN36 package


## 4. Block Diagram



Note: Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.

Figure 4.1 Block Diagram

## 5. Pin assignment



Figure 5.1 Pin assignment

## 6. Pin Description

Table 6.1 Pin description

| Pin No. | Pin name | Input / output | Pin description |
| :---: | :---: | :---: | :---: |
| 1 | PHBF | OUT | Output pin for output current monitor |
| 2 | PH | - | Peak hold setting pin |
| 3 | TESTO | - | TEST output pin |
| 4 | TESTI | - | TEST pin |
| 5 | GND | - | GND pin |
| 6 | RSG | - | Connection pin for shunt resistor at GND side |
| 7 | RSB | IN | Input pin for output current monitor |
| 8 | RSA | IN | Input pin for output current control |
| 9 | NC | - | Non connection pin |
| 10 | GLU | OUT | Output pin for U-phase low side FET gate drive |
| 11 | OUTU | IN | Input pin for U-phase motor connection |
| 12 | GHU | OUT | Output pin for U-phase high side FET gate drive |
| 13 | GLV | OUT | Output pin for V-phase low side FET gate drive |
| 14 | OUTV | IN | Input pin for V-phase motor connection |
| 15 | GHV | OUT | Output pin for V-phase high side FET gate drive |
| 16 | GLW | OUT | Output pin for W-phase low side FET gate drive |
| 17 | OUTW | IN | Input pin for W-phase motor connection |
| 18 | GHW | OUT | Output pin for W-phase high side FET gate drive |
| 19 | NC | - | Non connection pin |
| 20 | CPM | - | Connection pin for a capacitor to pump up at negative side of charge pump |
| 21 | CPP | - | Connection pin for a capacitor to pump up at positive side of charge pump |
| 22 | VCP | - | Connection pin for a capacitor of charge pump accumulation |
| 23 | VM | - | Power supply pin |
| 24 | NC | - | Non connection pin |
| 25 | VREG | - | Output pin for 5V reference voltage |
| 26 | SEL | IN | Input pin for selecting speed control command |
| 27 | CWCCW | IN | Input pin for selecting rotation direction |
| 28 | BRAKE | IN | Brake input pin |
| 29 | STBY | IN | Standby input pin |
| 30 | SPD | IN | Input pin for speed control command |
| 31 | SCL | 10 | Clock line pin for $I^{2} \mathrm{C}$ communication |
| 32 | SDA | 10 | Data line pin for ${ }^{12} \mathrm{C}$ communication |
| 33 | ID1 | IN | Input pin for slave address setting 1 |
| 34 | ID2 | IN | Input pin for slave address setting 2 |
| 35 | FG | OUT | Output pin for rotation speed |
| 36 | ALERT | OUT | Output pin for abnormality detection |

## 7. I/O Equivalent Circuits

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

| Pin symbol | Remarks | I/O internal circuit |
| :---: | :---: | :---: |
| CWCCW BRAKE SEL ID1 ID2 | Connect to GND when unused. | CWCCW <br> BRAKE <br> SEL <br> ID1 |
| STBY | Connect to High voltage when unused. |  |
| SPD | Connect to GND when unused. |  |
| SCL | When $I^{2} \mathrm{C}$ communication is unused, the voltage of SCL pin should be stable voltage, high or low (GND). | SCL |
| SDA | When $I^{2} \mathrm{C}$ communication is unused, the voltage of SDA pin should be stable voltage, high or low (GND). |  |
| $\begin{gathered} \text { ALERT } \\ \text { FG } \end{gathered}$ | Connect a pull-up resistor. It should be open when unused. |  |


| $\begin{gathered} \hline \text { Pin } \\ \text { symbol } \end{gathered}$ | Remarks | I/O internal circuit |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { PH } \\ & \text { RSB } \\ & \text { RSG } \end{aligned}$ | Connecting a $100 \mathrm{k} \Omega$ resistor and $0.1 \mu \mathrm{~F}$ capacitor between GND and PH is recommended. Connect RSG and RSB to GND when unused. The PH should be open when unused. |  |
| PHBF | Connect a resistor and a capacitor of low pass filter to PHBF, in consideration with ripple voltage. <br> PHBF should be open when unused. |  |
| $\begin{aligned} & \text { RSA } \\ & \text { RSG } \end{aligned}$ | Connect RSA and RSG to GND when unused. |  |
| GLU GLV | - |  |


| $\begin{gathered} \hline \text { Pin } \\ \text { symbol } \end{gathered}$ | Remarks | I/O internal circuit |
| :---: | :---: | :---: |
| GHU GHV GHW OUTU OUTV OUTW | - |  |
| VREG | Connecting $0.1 \mu \mathrm{~F}$ capacitor between GNDs is recommended. |  |
| $\begin{aligned} & \text { VCP } \\ & \text { CPP } \\ & \text { CPM } \end{aligned}$ | Connecting $0.1 \mu \mathrm{~F}$ capacitor between VCP and VM is recommended. <br> Connecting $0.01 \mu \mathrm{~F}$ capacitor between CPP and CPM is recommended. |  |
| TESTI | TESTI should be used connecting to GND. |  |
| TESTO | TESTO should be used connecting to GND. |  |

## 8. Functional Description

### 8.1. Basic Operation

This IC can drive a 3 -phase brushless motor without hall sensors. Non-volatile memory (NVM) is implemented and it can set according to the motors and directions for use. It also realizes closed loop speed control function without an external microcomputer. Standby mode is available to reduce the power consumption during idling.

After power-on, if STBY pin is disabled, IC reads parameters from NVM and stores them to the registers. After that, IC goes to brake sequence and moves to idle mode. When speed control command is set, IC starts the motor by startup sequence. When speed control command is stopped, IC stops the motor.
When abnormal condition is detected, IC moves to error mode, and restart after restart time automatically. In error mode, if speed control command is stop, IC will move to idle mode.


Figure 8.1 Flowchart of basic operation

### 8.1.1. Standby Mode

The standby mode can be enabled by STBY pin. In the standby mode, each output pin turns OFF (Hi-Z state), and each error state is cleared. To move to the standby mode, the conditions are changed by the register settings, STBY_MODE, in case of STBY pin is "Low" only, or in case of both STBY pin =Low and speed control command $=0$.
Also, when the normal operation state is moved to the standby mode, the standby mode condition is required 100 ms or more.

Table 8.1 Conditions to move to standby mode

| STBY pin | Register setting 14[7] <br> STBY_MODE | Standby mode condition | State |
| :---: | :---: | :--- | :---: |
| Low | 0 | Moves to standby mode only if STBY <br> pin is set to Low. | Standby mode |
|  | 1 | Moves to standby mode under the <br> conditions: STBY pin is set to Low <br> and the speed control command is <br> input to 0. <br> (When MAXOFF=1, NOSTOP $=1$, or <br> SPDINV=1 in the register settings, the <br> mode cannot move to the standby <br> mode.) | Standby mode |
|  | - | - | Normal operation |

### 8.1.2. Brake sequence

The period and function of brake sequence are set by register. The external FET states can be set by register.

Table 8.2 Period setting of Brake sequence

| Register setting 19[7:5] <br> WAIT_TIME | Period of brake sequence (s) |
| :---: | :---: |
| 000 | 0 |
| 001 | 1 |
| 010 | 2 |
| 011 | 3 |
| 100 | 4 |
| 101 | 5 |
| 110 | 6 |
| 111 | 7 |

Table 8.3 External FET state setting of Brake sequence

| Register setting 19[4] <br> WAIT_MODE | Status of external FET |
| :---: | :---: |
| 0 | OFF(Hi-Z) |
| 1 | Short brake |

Table 8.4 State after Brake sequence

| Register setting 19[3] <br> WAIT_CON | State |
| :---: | :--- |
| 0 | After period of brake sequence, the external FET state of WAIT_MODE is <br> released, and is moved to idle mode. |
| 1 | After period of brake sequence, the brake sequence of the external FET <br> state of WAIT_MODE is held. After the speed control command, the <br> sequence moves to startup sequence without moving via idle mode. <br> (Disable at period of brake sequence $=0$ s) |

### 8.1.3. Idle mode

When the speed control command stops during normal rotation or error stop mode, IC moves to idle mode. In idle mode, all external FETs are turned off. When the speed control command is detected, IC moves to the startup sequence.

### 8.1.4. Startup sequence

After speed control command is set, if motor is stopped or rotating in reverse direction, IC moves to sensorless step to drive motor through 1st DC excitation, 2nd DC excitation and forced commutation steps. The periods of 1st and 2nd DC excitations, and the forced commutation frequency can be set individually. After setting the speed control command, if the motor is idling in the forward direction, the IC moves to sensorless step directly.
The minimum frequency at which the idling of the motor can be detected depends on the forced commutation frequency.

Table 8.5 Period of 1st DC excitation

| Register setting 20[4:3] <br> PreTIP | Period of 1st DC excitation (s) |
| :---: | :---: |
| 00 | 0 |
| 01 | 0.2 |
| 10 | 0.5 |
| 11 | 1.0 |

Table 8.6 Period of 2nd DC excitation

| Register setting 20[2:0] <br> TIP | Period of 2nd DC excitation (s) |
| :---: | :---: |
| 000 | 0.1 |
| 001 | 0.2 |
| 010 | 0.4 |
| 011 | 0.6 |
| 100 | 0.8 |
| 101 | 1 |
| 110 | 1.5 |
| 111 | 2 |

Table 8.7 Forced commutation frequency

| Register setting 21[1:0] <br> FST | Electrical angle frequency | Idling detection time <br> (electrical angle frequency) |
| :---: | :---: | :---: |
| 00 | 1.6 Hz | $200 \mathrm{~ms}(5 \mathrm{~Hz})$ |
| 01 | 3.2 Hz | $100 \mathrm{~ms}(10 \mathrm{~Hz})$ |
| 10 | 6.4 Hz | $50 \mathrm{~ms}(20 \mathrm{~Hz})$ |
| 11 | 12.8 Hz | $25 \mathrm{~ms}(40 \mathrm{~Hz})$ |

Table 8.8 Hysteresis voltage of position detection comparator in case of idling detection

| Register setting 24[7:6] <br> COMP_HYS | Hysteresis voltage |
| :---: | :---: |
| 00 | None |
| 01 | $\pm 100 \mathrm{mV}$ |
| 10 | $\pm 200 \mathrm{mV}$ |
| 11 | $\pm 300 \mathrm{mV}$ |

### 8.1.5. Output current limit (OCP)

The IC has an output current limit function to restrain the current flowing to the motor. Motor current is detected by external shunt resistor and the detected voltage is inputted to RSA pin. When the voltage of RSA pin reaches or exceeds the output current limit circuit threshold voltage VOC, IC turns off the high side of external FETs to limit the motor current. The limitation is released in every PWM cycle.

Output current limit $[\mathrm{A}]=\mathrm{VOC} /$ resistance of shunt resistor
Output current limit moves from a startup current limit to a normal current limit after moving to sensorless step.
Additionally, the output current limit function has digital noise filter and analog noise filter to avoid malfunction by noises.

Table 8.9 Normal current limit (VOC) setting

| Register setting 23[6] <br> OCP_LVL | Threshold of current limitation (VOC) | Gain of internal amplifier |
| :---: | :---: | :---: |
| 0 | 0.25 V | 10 x |
| 1 | 0.125 V | 20 x |

- VOC value changes with an amplifier gain of output current monitor function.

Table 8.10 Startup current limit setting

| Register setting 16[3:1] <br> STARTCURRENT | Startup current VOC VoItage (V) |
| :---: | :---: |
| 000 | VOC |
| 001 | $\mathrm{VOC} \times 87.5 \%$ |
| 010 | $\mathrm{VOC} \times 75.0 \%$ |
| 011 | $\mathrm{VOC} \times 62.5 \%$ |
| 100 | $\mathrm{VOC} \times 50.0 \%$ |
| 101 | $\mathrm{VOC} \times 37.5 \%$ |
| 110 | $\mathrm{VOC} \times 25.0 \%$ |
| 111 | $\mathrm{VOC} \times 12.5 \%$ |

Table 8.11 Digital filter (OCP, ISD) period setting

| Register setting 15[1:0] <br> OCPMASK | Number of OCP <br> CLK | OCP <br> Filter time | Number of ISD <br> CLK | ISD <br> filter time |
| :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | None | 1 | 83 ns |
| 01 | 4 | 500 ns | 5 | 583 ns |
| 10 | 6 | 666 ns | 7 | 750 ns |
| 11 | 7 | 750 ns | 8 | 833 ns |

- OCP filter time changes with ISD fiter time.

Table 8.12 Analog filter setting of RSA pin

| Register setting 18[2:1] <br> RS_SEL | Cutoff frequency |
| :---: | :---: |
| 00 | None |
| 01 | 200 kHz |
| 10 | 100 kHz |
| 11 | 50 kHz |

Table 8.13 Enable/Disable setting of OCP function

| Register setting 16[0] <br> OCPDIS | OCP function |
| :---: | :---: |
| 0 | Enable |
| 1 | Disable |

### 8.1.6. Soft Start

The startup sequence operates with a soft start to prevent rush current.
Soft start increases the output duty gradually from $0 \%$ until the output current reaches the startup current. If the speed control limitation is enabled, increasing speed of Duty is according to the register setting of the soft start duty change limitation. If the speed control limitation is disabled, increasing speed of Duty at soft start is limited to 8 counts $/ 2.7 \mathrm{~ms}$.
After moving to sensorless step, startup current limit moves to normal current limit. The moving acceleration rises by the current value determined by SS_UP_SEL every 350 ms to the current value set by a SS_ADD_SEL register after the Wait time progresses for 0 to 699 ms . However, when SS_ADD_SEL current value exceeds an output current limit, it does not exceed the output current limit value, and the output current limit value is the setting value.

If the motor is idling, the motor starts to rotate with sensorless (Normal current limit) step, without moving to startup sequence. The initial output Duty in this rotation depends on the max speed setting.


Figure 8.2 Output current limit setting at startup

Table 8.14 Soft start duty change limit setting

| Soft start duty change limit <br> Register setting 17[3:1] <br> SS_DUTYCHGLIMIT | Duty change for <br> every 2.7ms <br> ( $\mathbf{( / 5 1 2})$ | Speed control time (s) <br> $\mathbf{0 \%}$ to 100\% |
| :---: | :---: | :---: |
| 000 | $64 / 8$ | 0.17 |
| 001 | $2 / 8$ | 5.53 |
| 010 | $3 / 8$ | 3.69 |
| 011 | $4 / 8$ | 2.76 |
| 100 | $6 / 8$ | 1.84 |
| 101 | $10 / 8$ | 1.11 |
| 110 | $20 / 8$ | 0.55 |
| 111 | $56 / 8$ | 0.20 |

Table 8.15 SS_ADD_SEL register setting

| Register setting 17[7:6] <br> SS_ADD_SEL | SS_ADD_SEL current (A) |
| :---: | :---: |
| 00 | Startup current limit setting value $+\{$ (Reference voltage Voc of output current limit circuit / <br> shunt resistor) $\times 0 \%\}(=$ Startup current limit setting value) |
| 01 | Startup current limit setting value $+\{$ (Reference voltage Voc of output current limit circuit / <br> shunt resistor $) \times 30 \%\}$ |
| 10 | Startup current limit setting value + \{(Reference voltage Voc of output current limit circuit / |
| shunt resistor) $) \times 40 \%\}$ |  |

Table 8.16 SS_UP_SEL register setting

| Register setting 17[5:4] <br> SS_UP_SEL | SS_UP_SEL current (A) |
| :---: | :---: |
| 00 | (Reference voltage Voc of output current limit circuit / shunt resistor) $\times 1 \%$ |
| 01 | (Reference voltage Voc of output current limit circuit / shunt resistor) $\times 2 \%$ |
| 10 | (Reference voltage Voc of output current limit circuit / shunt resistor) $\times 5 \%$ |
| 11 | (Reference voltage Voc of output current limit circuit / shunt resistor) $\times 10 \%$ |

Table 8.17 When the motor rotates from idling state, initial output Duty is settled by max speed setting

| Register setting 14[2:1] <br> MAXSPEED |  | Max speed setting(rpm) |
| :---: | :---: | :---: |
| 0 | 0 | 4096 |
| 0 | 1 | 8192 |
| 1 | 0 | 16384 |
| 1 | 1 | 32768 |

- When the motor rotates from idling state, initial output Duty is settled by max speed setting (MAXSPEED).
Initial output Duty $=$ Detected rotation count $/$ max speed $/ 2$
Example:
In case of setting to MAXSPEED= 1,0, the max speed is 16384 rpm .
When $3000-\mathrm{rpm}$ rotation is detected at startup, the initial output Duty is $3000 / 16384 / 2=9.2 \%$.


### 8.1.7. Speed control

In sensorless step, motor speed is controlled by limiting the output Duty change.
The speed control is set with Duty change limit and Duty up time.
Table 8.18 Register setting of Duty up time

| Register setting 17[0] <br> DUTY_UP_TIME | Duty up time |
| :---: | :---: |
| 0 | 2.7 ms |
| 1 | 10.8 ms |

Table 8.19 Register setting of Duty change limit

| Register setting 16[6:4] <br> DUTYCHGLIMIT | Duty change <br> $(\Delta / 512)$ | Speed control time (s) <br> at 2.7-ms Duty up time <br> 0\% to 100\% |
| :---: | :---: | :---: |
| 000 | Disable: Open loop <br> 64/8: Closed loop | 0.17 |
| 001 | $2 / 8$ | 5.53 |
| 010 | $3 / 8$ | 3.69 |
| 011 | $4 / 8$ | 2.76 |
| 100 | $6 / 8$ | 1.84 |
| 101 | $10 / 8$ | 1.11 |
| 110 | $20 / 8$ | 0.55 |
| 111 | $56 / 8$ | 0.20 |

Table 8.20 Setting description of speed control

| Item | DC excitation to Forced commutation | During Closed Ioop |  |  | During Open loop |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Acceleration | Stability | Slow |  |
| Up timing | 2.7 ms | $10.8 \mathrm{~ms} / 2.7 \mathrm{~ms}$ | 2.7 ms |  | $10.8 \mathrm{~ms} / 2.7 \mathrm{~ms}$ |
| Increasing and decreasing of Duty | Soft start duty change limit | Duty change limit | PI cont chang ena | (Duty mit is d.) | Duty change limit |



Figure 8.3 Example of output Duty change timing at Duty change amount (3/8): Duty change limit $=010$

### 8.1.8. Current monitor output (PHBF)

The motor's output current can be monitored from the PHBF pin by amplifying the RSB pin voltage detected by the external shunt resistor and converting it to a DC level with peak hold circuit.
The constant C1 for peak hold of the PH pin is $0.1 \mu \mathrm{~F}$, and R 2 is $100 \mathrm{k} \Omega$.
In consideration with ripple voltage of PHBF pin, low pass filter C2 and R3 should be connected.

Table 8.21 Output current monitor function

| Register setting 23[6] <br> OCP_LVL | Threshold of current limitation (VOC) | Gain of internal amplifier |
| :---: | :---: | :---: |
| 0 | 0.25 V | 10 x |
| 1 | 0.125 V | 20 x |

$\cdot$ The gain of the internal amplifier is corresponding to VOC. (Table 8.21 is same as Table 8.9.)


Figure 8.4 Output current monitor function

### 8.1.9. Commutation Method and Lead Angle Control

The commutation angle and lead angle are controlled by register setting. The commutation angle can be selected among $120^{\circ}, 135^{\circ}, 142.5^{\circ}$, and $150^{\circ}$. Also, when a soft switching is selected, Duty changes gradually at switching commutation. According to the motor characteristics, the efficiency and noise are changed by adjustment of each commutation method and lead angle setting.
Additionally, the lead angle setting has a limitation. In case of $120^{\circ}$ commutation, the lead angle can be set from $0^{\circ}$ to $30^{\circ}$. But in case of $135^{\circ}$ commutation, the lead angle setting is from $0^{\circ}$ to $22.5^{\circ}$, so that the setting more than $22.5^{\circ}$ is also $22.5^{\circ}$. In case of $142.5^{\circ}$ and $150^{\circ}$ commutations, the lead angle setting is from $0^{\circ}$ to $15^{\circ}$, so that the setting more than $15^{\circ}$ is also $15^{\circ}$.

Table 8.22 Commutation method setting

| Register setting 22 <br> [7] <br> SLOP | Register setting <br> 22[6:5] <br> LAP | Soft switching | Commutation angle |
| :---: | :---: | :---: | :---: |
| 0 | 00 | No | $120^{\circ}$ |
|  | 01 | Yes | $135^{\circ}$ |
|  | 10 | Yes | $150^{\circ}$ |
|  | 11 | Yes | $142.5^{\circ}$ |
| 1 | 00 |  | $120^{\circ}$ |
|  | 01 |  | $135^{\circ}$ |
|  | 10 |  | $150^{\circ}$ |
|  | 11 |  | $150^{\circ}$ |

Table 8.23 Lead angle setting


$135^{\circ}$ commutation



Figure 8.5 Timing chart of commutation waveform

### 8.1.10. Rotation Direction

The rotation direction is determined by CWCCW pin and register setting.
Table 8.24 Rotation direction setting

| Register setting 14[6] <br> DIR | Register setting state | CWCCW pin | Direction |
| :---: | :---: | :---: | :---: |
| 0 | Polarity reversal disable | Low | CW |
|  |  | High | CCW |
| 1 | Polarity reversal enable | Low | CCW |
|  |  | High | CW |

### 8.1.11. Brake Function

The short brake mode can be set by BRAKE pin and register setting.

Table 8.25 Brake function

| BRAKE pin | Register setting 18[4] <br> BRK_INV | Register setting <br> description | State |
| :---: | :---: | :---: | :---: |
| Low | 1 | Polarity reversal enable <br> (Low Active) | Short brake mode |
|  | 0 | Polarity reversal disable <br> (High Active) | - |
|  | 1 | Polarity reversal enable <br> (Low Active) | - |
|  | 0 | Polarity reversal disable <br> (High Active) | Short brake mode |

### 8.1.12. PWM Frequency

The output PWM frequency of output is generated by dividing the IC internal clock.
Table 8.26 Output PWM frequency corresponding to dividing

| Dividing | Output PWM frequency |
| :---: | :---: |
| 512 | 23.4 kHz |
| 256 | 46.9 kHz |
| 128 | 93.7 kHz |
| 64 | 187.5 kHz |

Table 8.27 Output PWM frequency setting

| Register setting 22[4:2] FPWM |  | Rotation speed (electrical angle) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Speed up | $\begin{gathered} 0 \mathrm{~Hz}<\mathrm{f} \leq \\ 200 \mathrm{~Hz} \end{gathered}$ | $\begin{gathered} 200 \mathrm{~Hz}<\mathrm{f} \leq \\ 400 \mathrm{~Hz} \end{gathered}$ | $\begin{gathered} 400 \mathrm{~Hz}<\mathrm{f} \leq \\ 600 \mathrm{~Hz} \end{gathered}$ | $\begin{gathered} 600 \mathrm{~Hz}<\mathrm{f} \leq \\ 800 \mathrm{~Hz} \end{gathered}$ | $\begin{gathered} 800 \mathrm{~Hz}<\mathrm{f} \leq \\ 1000 \mathrm{~Hz} \end{gathered}$ | 1000 Hz < f |
|  | Speed down | $\begin{gathered} 0 \mathrm{~Hz}<\mathrm{f} \leq \\ 100 \mathrm{~Hz} \end{gathered}$ | $\begin{gathered} 100 \mathrm{~Hz}<\mathrm{f} \leq \\ 300 \mathrm{~Hz} \end{gathered}$ | $\begin{gathered} 300 \mathrm{~Hz}<\mathrm{f} \leq \\ 500 \mathrm{~Hz} \end{gathered}$ | $\begin{gathered} 500 \mathrm{~Hz}<\mathrm{f} \leq \\ 700 \mathrm{~Hz} \end{gathered}$ | $\begin{gathered} 700 \mathrm{~Hz}<\mathrm{f} \leq \\ 900 \mathrm{~Hz} \end{gathered}$ | $900 \mathrm{~Hz}<\mathrm{f}$ |
| 000 | 0 | 23.4 kHz |  |  |  |  |  |
| 001 | 1 | 46.9 kHz |  |  |  |  |  |
| 010 | 2 | 93.7 kHz |  |  |  |  |  |
| 011 | 3 | 187.5 kHz |  |  |  |  |  |
| 100 | 4 | 46.9 kHz | 46.9 kHz | 93.7 kHz | 93.7 kHz | 93.7 kHz | 187.5 kHz |
| 101 | 5 | 23.4 kHz | 46.9 kHz | 93.7 kHz | 93.7 kHz | 93.7 kHz | 93.7 kHz |
| 110 | 6 | 23.4 kHz | 23.4 kHz | 46.9 kHz | 46.9 kHz | 93.7 kHz | 93.7 kHz |
| 111 | 7 | 23.4 kHz | 46.9 kHz | 93.7 kHz | 93.7 kHz | 187.5 kHz | 187.5 kHz |

### 8.1.13. External FET Gate Drive Output

The external FET gate drive signal is output by a drive signal generated in the IC. This product incorporates 3 half bridge predrivers, and can drive high side and low side N-ch MOSFETs. The high side of external FET gate drive voltage is $\mathrm{VM}+8 \mathrm{~V}$ (typ.), low side of that is 8 V (typ.). Slew rate adjustment is possible with the register settings of SOURCE, and SINK.

Table 8.28 Source current setting for high side and low side FET

| Register setting 23[5:3] <br> SOURCE | Source current setting for high side <br> and low side FET (mA) |
| :---: | :---: |
| 000 | 10.0 |
| 001 | 13.9 |
| 010 | 19.3 |
| 011 | 26.8 |
| 100 | 37.3 |
| 101 | 51.8 |
| 110 | 72.0 |
| 111 | 100.0 |

Table 8.29 Sink current setting for high side and low side FET

| Register setting 23[2:0] <br> SINK | Sink current setting for high side and <br> low side FET (mA) |
| :---: | :---: |
| 000 | 20.0 |
| 001 | 27.8 |
| 010 | 38.6 |
| 011 | 53.7 |
| 100 | 74.6 |
| 101 | 103.6 |
| 110 | 143.9 |
| 111 | 200.0 |

### 8.1.14. Dead Time Setting

When the normal operation mode moves to the short brake mode with BRAKE pin and moves reverse rotation with CWCCW pin, the dead time can be set not to flow rush current to external FETs.

Table 8.30 Auto dead time control enable / disable setting

| Register setting 18[0] <br> ANTITHROUGH | Auto Dead time control |
| :---: | :---: |
| 0 | Enable |
| 1 | Disable |

Table 8.31 Dead time setting

| Register setting 22[1:0] <br> DEADTIME | Dead time |
| :---: | :---: |
| 00 | $250 \mathrm{~ns} \mathrm{(3ck)}$ |
| 01 | $500 \mathrm{~ns}(6 \mathrm{clk})$ |
| 10 | $1000 \mathrm{~ns}(12 \mathrm{clk})$ |
| 11 | $1500 \mathrm{~ns}(18 \mathrm{clk})$ |

### 8.1.15. Speed Control Command

The speed control command is a signal which can control start, stop, and rotation count of the motor.
The type of signal is determined by SEL pin and register setting, and it can be selected among I ${ }^{2} \mathrm{C}, \mathrm{PWM}$ duty signal, and analog voltage signal.
In case of PWM Duty signal and analog voltage signal, it is controlled by SPD pin. The polarity of the signal can be set by the register setting.

Table 8.32 Positive / negative logic process

| SEL pin | $\begin{gathered} \text { Register setting } \\ 15[4] \\ \text { TSPSEL } \end{gathered}$ | Register setting 15[3] SPDINV | Speed control command | Signal polarity | State |
| :---: | :---: | :---: | :---: | :---: | :---: |
| High | - | - | $1^{2} \mathrm{C}$ | - | Register setting: 27[7:0], 28[7:6] SPD [9:0] 512 to $1023=100 \%$ |
| Low | 0 | 1 | Analog voltage | Negative logic | $\begin{gathered} \hline V_{\text {vSP(L) }} \text {-> SPD command }=512(100 \%) \\ V_{\text {VSP(H) })} \text {-> SPD command }=0(0 \%) \end{gathered}$ |
|  |  | 0 | Analog voltage | Positive logic | $\mathrm{V}_{\mathrm{VSP}(\mathrm{L})}$-> SPD command $=0(0 \%)$ <br> $\mathrm{V}_{\mathrm{VSP}(\mathrm{H})}$-> SPD command = 512 ( $100 \%$ ) |
|  | 1 | 1 | PWM Duty | Negative logic | Low active |
|  |  | 0 | PWM Duty | Positive logic | High active |

When the SPD signal is an analog voltage signal, the resolution is 9 bit to the voltage between $\mathrm{V}_{\text {vSP }}(\mathrm{L})$ and $\mathrm{V}_{\mathrm{VsP}(\mathrm{H}) \text {. When the }}$ SPD signal is PWM Duty signal, the frequency range of input signal is 1 kHz to 100 kHz . The Duty signal frequency is in the range of 1 kHz to 20 kHz . The resolution is 9 bit . When the frequency is 20 kHz or more, the resolution is lowered. For example, in case of 40 kHz , the resolution is 8 bit , and in case of 100 kHz , that is 7 bit.

### 8.1.15.1. Speed Control Command PWM Duty

In case of positive logic, Duty is updated at a rising edge of SPD.
In case of negative logic, the polarity of the input signal is reversed in the IC. After that, the reversed signal is used as the positive logic.


Figure 8.6 Duty update at rising edge
-When " H " is held for 1.5 ms or more from the last rising edge, the Duty is judged as $100 \%$.


Figure 8.7 When " H " is held for 1.5 ms or more from the last rising edge

- When next rising edge does not come for 100 ms or more from the last rising edge, the Duty is judged as $0 \%$.


Figure 8.8 When next rising edge does not come for 100 ms or more from the last rising edge
$\cdot$ In case of Duty $=100 \%$, a pseudo edge is generated for every 1.5 ms in the IC.


Figure 8.9 In case of Duty=100\%

- Since the maximum resolution is 9 bit to the PWM Duty input, the narrow pulses are rounded up.


Figure 8.10 In case of rounding up the narrow pulse

### 8.1.16. Rotation Count Signal

The rotation count is determined by the signal which detects the motor position. It is also measured by pulse count of FG pin, or reading a value of $\mathrm{I}^{2} \mathrm{C}$ register.
FG pin is an open drain output. Register can set the pulse count outputted per rotation of the motor.
Additionally, the settings are possible that the FG signal stops according to the stop of the speed control command, and outputs during idling of the motor.

Table 8.33 Relational equation between register setting value and rotation frequency

| Register setting <br> $29[7: 0]$ <br> $30[7: 0]$ | Relational equation of rotation frequency per 1 <br> electrical angle |
| :---: | :---: |
| hz_cnt[15:0] | Rotation frequency[Hz]=250000/hz_cnt[15:0] |

Table 8.34 FG setting and output pulse per rotation of motor

| Register setting 15[7:5] FGSEL | FG signal setting | Number of poles of motor |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 2 poles | 4 poles | 6 poles | 8 poles | 10 poles |
| 000 | 1 ppr | 1 | 2 | 3 | 4 | 5 |
| 001 | 2/3 ppr | 2/3 | 4/3 | 2 | 8/3 | 10/3 |
| 010 | 1/2 ppr | 0.5 | 1 | 1.5 | 2 | 2.5 |
| 011 | 2 ppr | 2 | 4 | 6 | 8 | 10 |
| 100 | 3 ppr | 3 | 6 | 9 | 12 | 15 |
| 101 | 2.4 ppr | 2.4 | 4.8 | 7.2 | 9.6 | 12 |
| 110 | 1/3 ppr | 1/3 | 2/3 | 1 | 4/3 | 5/3 |
| 111 | The signal is same as ALERT pin |  |  | - |  |  |

Table 8.35 FG signal control setting

| Register setting 14[0] <br> FG_ON | FG signal setting |
| :---: | :---: |
| 0 | FG stops without speed control command |
| 1 | FG outputs without speed control command |

### 8.1.17. Number of Poles and Rotation count of Motor

The part which is controlled by the rotation count [rpm] such as a speed control, is controlled by the number of poles (POLEPAIR) setting. It converts 1 electric angle frequency to the rotation count [rpm], and is controlled.

Rotation count $[\mathrm{rpm}]=1$ electric angle frequency $\times(60 \mathrm{~s} /($ Number of poles $/ 2))$

## Table 8.36 Number of pole pairs of motor

| Register setting 14[5:3] <br> POLEPAIR | Number of poles of <br> motor |
| :---: | :---: |
| 000 | 2 |
| 001 | 4 |
| 010 | 6 |
| 011 | 8 |
| 100 | 10 |
| 101 | 12 |
| 110 | 14 |
| 111 | 16 |

### 8.2. Speed control

The speed control of motors can be selected from Closed loop control and Open loop control.
Table 8.37 Speed control setting

| Register setting 11[0] <br> OPENLOOP | Speed control |
| :---: | :---: |
| 0 | Closed loop |
| 1 | Open loop |

### 8.2.1. Closed loop Control

The basic speed curve (relation between SPD signal value and rotation speed) of Closed loop speed control is as follows;


Figure 8.11 Speed curve example in Closed loop speed control

Table 8.38 List of Closed loop setting

| Description | Setting range | Setting method | Resolution |
| :--- | :--- | :--- | :---: |
| (1) Start Duty | 0 to $49.8 \%$ | STARTDUTY $/ 512$ | $0.2 \%$ |
| (2) Stop Duty | 0 to $49.6 \%$ | STOPDUTY $\times 2 / 512$ | $0.4 \%$ |
| (3) Max Duty | 50.2 to $100 \%$ | $($ MAXDUTY +257$) / 512$ | $0.2 \%$ |
| (4) Start rotation count (Start RPM) | 0 to 4095 | STARTRPM | 1 rpm |
| (5) Max rotation count (Max RPM) | Depending on (1), (3), and (6) | N/A | $\mathrm{N} / \mathrm{A}$ |
| (6) Speed Slope | 0 to 1280 rpm/\% | SPEEDSLOP $\times 0.08$ | $0.08 \mathrm{rpm} / \%$ |

The maximum resolution is 9 bit for the SPD signal.

- When the SPD signal is an analog voltage signal, the resolution is 9 bit to the voltage between $\mathrm{VVSP}(\mathrm{L})$ and $\mathrm{V}_{\mathrm{VSP}}(\mathrm{H})$.
- In the PWM Duty input, when the frequency of Duty signal is in the range of 1 kHz to 20 kHz , the resolution is 9 bit . When the frequency is 20 kHz or more, the resolution is lowered. For example, in case of 40 kHz , the resolution is 8 bit , and in case of 100 kHz , that is 7 bit .

Example of parameter setting:
Setting target:
Start Duty=20\%, Stop Duty=18\%, Max Duty=90\%
Start RPM=1500rpm, Max RPM=15000rpm

Table 8.39 Example of parameter setting

| Register <br> address | Register name | Setting range | Equation | Calculation example |
| :---: | :---: | :---: | :---: | :---: |
| $3[7: 0]$ | STARTDUTY <br> $[7: 0]$ | 0 to 255 <br> $(0 \%$ to $49.8 \%)$ | Start Duty $\times 512$ | $0.20 \times 512=102$ |
| $2[6: 0]$ | STOPDUTY <br> $[6: 0]$ | 0 to 127 <br> $(0 \%$ to $49.6 \%)$ | Stop Duty $\times 256$ | $0.18 \times 256=46$ |
| $5[7: 0]$ | MAXDUTY[7:0] | 0 to 255 <br> $(50.2 \%$ to $100 \%)$ | Max Duty $\times 512-257$ | $0.90 \times 512-257=204$ |
| $6[7: 0]$ <br> $7[7: 4]$ | STARTRPM[11:0] | 0 to 4095 <br> (Orpm to 4095 rpm$)$ | Start rotation count | 1500 |
| $8[7: 0]$ <br> $9[7: 2]$ | SPEEDSLOP <br> $[13: 0]$ | 0 to 16383 <br> (Orpm/\% to $1280 \mathrm{rpm} / \%)$ | $64 \times($ Max RPM - Start RPM) <br> $/$ (MAXDUTY -STARTDUTY <br> $+257)$ | $(15000-1500) /(204-$ <br> $102+257) \times 64=2407$ |

Option (1): Max Duty or more Closed loop-> Open loop (Output Duty= Input Duty)
If it is enabled, MAXOPEN should be set to 1 .
The hysteresis to the change Duty can be set in MAXDUTYHYS.


Figure 8.12 Example of Closed loop speed curve (option (1))

Table 8.40 Closed loop setting of option (1)

| Description | Setting range | Setting method | Resolution |
| :--- | :--- | :--- | :---: |
| (1) Start Duty | 0 to $49.8 \%$ | STARTDUTY $/ 512$ | $0.2 \%$ |
| (2) Stop Duty | 0 to $49.6 \%$ | STOPDUTY $\times 2 / 512$ | $0.4 \%$ |
| (3) Max Duty | 50.2 to $100 \%$ | (MAXDUTY +257$) / 512$ | $0.2 \%$ |
| (4) Start rotation count <br> (Start RPM) | 0 to 4095 | STARTRPM | 1 rpm |
| (5) Max rotation count <br> (Max RPM) | Depending on (1), (3), and (6) | N/A | N/A |
| (6) Speed Slope | 0 to 1280 rpm/\% | SPEEDSLOP $\times 0.08$ | $0.08 \mathrm{rpm} / \%$ |
| (7) Open loop to <br> Closed loop | (Max Duty $-6.4 \%)$ to (Max Duty $-0.4 \%)$ | $($ MAXDUTY $+257-($ MAXDUTYHYS +1$) \times$ <br> $2) / 512$ | $0.4 \%$ |

Example of parameter setting:
Setting target:
Start duty $=20 \%$, Stop duty=18\%, Max duty=90\%, Max duty hysteresis=4\% $(86 \%)$
Start RPM=1500 rpm, Max RPM=15000 rpm
Table 8.41 Example of Closed loop parameter setting for option (1)

| Register address | Register name | Setting range | Equation | Calculation example |
| :---: | :---: | :---: | :---: | :---: |
| 3[7:0] | STARTDUTY <br> [7:0] | $\begin{gathered} 0 \text { to } 255 \\ (0 \% \text { to } 49.8 \%) \\ \hline \end{gathered}$ | Start Duty $\times 512$ | $0.20 \times 512=102$ |
| 2[6:0] | $\begin{gathered} \hline \text { STOPDUTY } \\ {[6: 0]} \end{gathered}$ | $\begin{gathered} 0 \text { to } 127 \\ (0 \% \text { to } 49.6 \%) \\ \hline \end{gathered}$ | Stop Duty $\times 256$ | $0.18 \times 256=46$ |
| 5[7:0] | $\begin{gathered} \text { MAXDUTY } \\ {[7: 0]} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \text { to } 255 \\ (50.2 \% \text { to } 100 \%) \\ \hline \end{gathered}$ | Max Duty $\times 512$ - 257 | $0.90 \times 512-257=204$ |
| $\begin{aligned} & 6[7: 0] \\ & 7[7: 4] \end{aligned}$ | STARTRPM[11:0] | 0 to 4095 (Orpm to 4095 rpm ) | Start rotation count | 1500 |
| $\begin{aligned} & 8[7: 0] \\ & 9[7: 2] \end{aligned}$ | SPEEDSLOP [13:0] | 0 to 16383 (Orpm/\% to 1280rpm/\%) | $\begin{aligned} & \hline 64 \times(\text { Max RPM - Start RPM) } \\ & \text { / (MAXDUTY -STARTDUTY } \\ & +257) \end{aligned}$ | $\begin{gathered} (15000-1500) /(204-102+ \\ 257) \times 64=2407 \end{gathered}$ |
| 7[3:0] | $\begin{gathered} \hline \text { MAXDUTYHYS } \\ {[3: 0]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline 0 \text { to } 15 \\ (0.4 \% \text { to } 6.4 \%) \\ \hline \end{gathered}$ | (Max duty hysteresis [\%] / $0.4)-1$ | 4 / 0.4-1=9 |

Option (2): NOSTOP, MAXOFF setting
According to the setting, the operation of which SPD command is start Duty or less, is as follows.

Table 8.42 Operation of which SPD command is start Duty or less, in Closed loop control

| Register setting 9[1] MAXOPEN | Registersetting 2[7]NOSTOP | Register setting 9[0] MAXOFF | Target speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SPD duty =0\% | 0\% < SPD duty s Stop Duty | Stop Duty < SPD duty $\leq$ Stat duty |
| 0 | 0 | 0 | 0 | 0 | Duty up: 0 Duty down: Start rotation count |
|  | 0 | 1 | Max rotation count | 0 | Duty up: 0 Duty down: Start rotation count |
|  | 1 | 0 | Start rotation count | Start rotation count | Start rotation count |
|  | 1 | 1 | Max rotation count | Max rotation count | Start rotation count |
| 1 | 0 | 0 | 0 | 0 | Duty up: 0 Duty down: Start rotation count |
|  | 0 | 1 | 100\% Output | 0 | Duty up: 0Duty down: Start rotation <br> count |
|  | 1 | 0 | Start rotation count | Start rotation count | Start rotation count |
|  | 1 | 1 | 100\% Output | 100\% Output | Start rotation count |



Figure 8.13 Example of Closed loop speed curve (option (2)) (MAXOPEN=0)


Figure 8.14 Example of Closed loop speed curve (option (2)) (MAXOPEN=1)

Option (3): Addition of change duty point


Figure 8.15 Example of Closed loop speed curve (option (3))

Table 8.43 List of Closed loop setting for option (3)

| Description | Setting range | Setting method | Resolution |
| :--- | :--- | :--- | :---: |
| (1) Start Duty | 0 to $49.8 \%$ | STARTDUTY $/ 512$ | $0.2 \%$ |
| (2) Stop Duty | 0 to $49.6 \%$ | STOPDUTY $\times 2 / 512$ | $0.4 \%$ |
| (3) Max Duty | 50.2 to $100 \%$ | $($ MAXDUTY +257$) / 512$ | $0.2 \%$ |
| (4) Start rotation count (Start RPM) | 0 to 4095 | STARTRPM | 1 rpm |
| (5) Max rotation count (Max RPM) | Depending on (1), (3), and (6) | N/A | $\mathrm{N} / \mathrm{A}$ |
| (6) Speed Slope 1 | 0 to $1280 \mathrm{rpm} / \%$ | SPEEDSLOP $\times 0.08$ | $0.08 \mathrm{rpm} / \%$ |
| (8) Change Duty | 0.4 to $99.6 \%$ | CHANGEDUTY $\times 2 / 512$ | $0.4 \%$ |
| (9) Speed Slope 2 | 0 to $1280 \mathrm{rpm} / \%$ | SPEEDSLOP2 $\times 0.08$ | $0.08 \mathrm{rpm} / \%$ |

When the change Duty point is used, the change Duty should be set between start Duty and max. Duty. When the change Duty is not used, CHANGEDUTY should be set to 0 .

Example of parameter setting:
Setting target:
Start Duty=20\%, Stop Duty=18\%, Max Duty=90\%
Start RPM=1500rpm, 50\%Duty RPM=5000rpm, Max RPM=15000rpm

Table 8.44 Example of Closed loop parameter setting for option (3)
\(\left.$$
\begin{array}{|c|c|c|c|c|}\hline \begin{array}{c}\text { Register } \\
\text { address }\end{array} & \text { Register name } & \text { Setting range } & \text { Equation } & \text { Calculation example } \\
\hline 3[7: 0] & \begin{array}{c}\text { STARTDUTY } \\
{[7: 0]}\end{array} & \begin{array}{c}0 \text { to } 255 \\
(0 \% \text { to } 49.8 \%)\end{array} & \text { Start Duty } \times 512 & 0.20 \times 512=102 \\
\hline 2[6: 0] & \begin{array}{c}\text { STOPDUTY } \\
{[6: 0]}\end{array} & \begin{array}{c}0 \text { to } 127 \\
(0 \% \text { to } 49.6 \%)\end{array} & \text { Stop Duty } \times 256 & 0.18 \times 256=46 \\
\hline 5[7: 0] & \begin{array}{c}\text { MAXDUTY } \\
{[7: 0]}\end{array} & \begin{array}{c}0 \text { to } 255 \\
(50.2 \% \text { to } 100 \%)\end{array} & \text { Max Duty } \times 512-257 & 0.90 \times 512-257=204 \\
\hline 4[7: 0] & \begin{array}{c}\text { CHANGEDUTY } \\
{[7: 0]}\end{array} & \begin{array}{c}1 \text { to } 255 \\
(0.4 \% \text { to } 99.6 \%)\end{array} & \text { Change Duty } \times 256 & 0.50 \times 256=128 \\
\hline \begin{array}{c}6[7: 0] \\
7[7: 4]\end{array}
$$ \& STARTRPM[11:0] \& \left.\begin{array}{c}0 to 4095 <br>

(0 r p m ~ t o ~\end{array} 095 \mathrm{rpm}\right)\end{array}\right]\)| Start RPM |
| :---: |

Addition of change duty can be used with option (1) and (2).

### 8.2.2. Limitation of the Rotation Count Change

By limiting the change amount in case of decreasing the rotation count, the motor avoids stopping when the rotation count of the motor is lowered rapidly.

Table 8.45 Limitation setting of the rotation count change

| Register setting 18[7:5] <br> RPMLIMIT | Rotation count change (rpm) |
| :---: | :---: |
| 000 | No limitation |
| 001 | 512 |
| 010 | 2200 |
| 011 | 3800 |
| 100 | 5400 |
| 101 | 7000 |
| 110 | 8600 |
| 111 | 10240 |

Rotation count of motor


Figure 8.16 Image until actual rotation count reaches target count

### 8.2.3. Open Loop Speed Control



Figure 8.17 Speed curve example in Open loop speed control

Table 8.46 List of Open loop setting

| Description | Setting range | Setting method | Resolution |
| :--- | :--- | :--- | :---: |
| (1) Start Duty | 0 to $49.8 \%$ | STARTDUTY $/ 512$ | $0.2 \%$ |
| (2) Stop Duty | 0 to $49.6 \%$ | STOPDUTY $\times 2 / 512$ | $0.4 \%$ |
| (3) Max Duty | 50.2 to $100 \%$ | (MAXDUTY +257 ) $/ 512$ | $0.2 \%$ |
| (4) Min output | 0 to $49.8 \%$ | STARTRPM[11:4] /512 | $0.2 \%$ |
| (5) Max output | Depending on (1), (3), and (6) | N/A | $\mathrm{N} / \mathrm{A}$ |
| (6) Speed Slope | 0 to 16 output \%/ input \% | SPEEDSLOP / 1024 | $1 / 1024$ <br> output $\% /$ input $\%$ |

The maximum resolution is 9 bit for the SPD signal.

- When the SPD signal is an analog voltage signal, the resolution is 9 bit to the voltage between Vvsp(L) and $\mathrm{Vvsp}^{(H)}$.
- In the PWM Duty input, when the frequency of Duty signal is in the range of 1 kHz to 20 kHz , the resolution is 9 bit . When the frequency is 20 kHz or more, the resolution is lowered. For example, in case of 40 kHz , the resolution is 8 bit, and in case of 100 kHz , that is 7 bit.

When the output PWM frequency is 23.4 kHz , the output PWM resolution is 9 bit. If the output PWM frequency is high, the output resolution is lowered.

Example of parameter setting:
Setting target:
Start Duty=20\%, Stop Duty=18\%, Max Duty=90\%
Min output Duty=10\%, Max output Duty=95\%

Table 8.47 Example of Open loop parameter setting

| Register address | Register name | Setting range | Equation | Calculation example |
| :---: | :---: | :---: | :---: | :---: |
| 3[7:0] | STARTDUTY [7:0] | $\begin{gathered} 0 \text { to } 255 \\ (0 \% \text { to } 49.8 \%) \\ \hline \end{gathered}$ | Start Duty $\times 512$ | $0.20 \times 512=102$ |
| 2[6:0] | STOPDUTY $[6: 0]$ | $\begin{gathered} 0 \text { to } 127 \\ (0 \% \text { to } 49.6 \%) \\ \hline \end{gathered}$ | Stop Duty $\times 256$ | $0.18 \times 256=46$ |
| 5[7:0] | MAXDUTY[7:0] | $\begin{gathered} 0 \text { to } 255 \\ (50.2 \% \text { to } 100 \%) \\ \hline \end{gathered}$ | Max Duty $\times 512$ - 257 | $0.90 \times 512-257=204$ |
| 6[7:0] | STARTRPM[11:4] | $\begin{gathered} 0 \text { to } 255 \\ (0 \% \text { to } 49.8 \%) \\ \hline \end{gathered}$ | Min output Duty $\times 512$ | $0.10 \times 512=51$ |
| $\begin{aligned} & 8[7: 0] \\ & 9[7: 2] \end{aligned}$ | $\begin{gathered} \text { SPEEDSLOP } \\ \text { [13:0] } \end{gathered}$ | ```0 to 16383 (0 output / input % to16 output / input %)``` | $\begin{gathered} 1024 \times(\text { Max output Duty } \times \\ 512- \\ \text { STARTRPM)/(MAXDUTY - } \\ \text { STARTDUTY + 257) } \end{gathered}$ | $\begin{gathered} (0.95 \times 512-51) /(204+ \\ 257-102) \times 1024=1241 \end{gathered}$ |

Option (1): Max Duty or more, Output Duty=Input Duty
If it is enabled, MAXOPEN should be set to 1 .
The hysteresis to the change Duty can be set in MAXDUTYHYS.
Option (2): NOSTOP, MAXOFF setting
According to the setting, the operation of which SPD command is start Duty or less, is as follows.

According to MAXOPEN, NOSTOP, and MAXOFF settings, the operation of which Duty is start Duty or less, is as follows.

Table 8.48 List of MAXOPEN, NOSTOP, and MAXOFF settings

| Register setting 9[1] MAXOPEN | Register setting 2[7] NOSTOP | Register setting 9[0] MAXOFF | Target speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SPD duty =0\% | 0\% < SPD duty $\leq$ Stop Duty | Stop Duty < SPD duty $\leq$ Stat duty |
| 0 | 0 | 0 | 0 | 0 | Duty up: 0 <br> Duty down: Min Output |
|  | 0 | 1 | Max Output | 0 | Duty up: 0 <br> Duty down: Min Output |
|  | 1 | 0 | Min Output | Min Output | Min Output |
|  | 1 | 1 | Max Output | Max Output | Min Output |
| 1 | 0 | 0 | 0 | 0 | Duty up: 0 <br> Duty down: Min Output |
|  | 0 | 1 | 100\% Output | 0 | Duty up: 0 <br> Duty down: Min Output |
|  | 1 | 0 | Min Output | Min Output | Min Output |
|  | 1 | 1 | 100\% Output | 100\% Output | Min Output |



Figure 8.18 Example of Open loop speed curve (option (2)) (MAXOPEN $=0$ )





Figure 8.19 Example of Open loop speed curve (option (2)) (MAXOPEN =1)

Option (3): Addition of change duty point


Figure 8.20 Example of Open loop speed curve (option (3))

Table 8.49 List of Open loop settings for opstion (3)

| Description | Setting range | Setting method | Resolution |
| :---: | :---: | :---: | :---: |
| (1) Start Duty | 0 to 49.8\% | STARTDUTY / 512 | 0.2\% |
| (2) Stop Duty | 0 to 49.6\% | STOPDUTY $\times 2 / 512$ | 0.4\% |
| (3) Max Duty | 50.2 to 100\% | (MAXDUTY + 257) / 512 | 0.2\% |
| (4) Min output | 0 to 49.8\% | STARTRPM[11:4] / 512 | 0.2\% |
| (5) Max output | Depending on (1), (3), and (6) | N/A | N/A |
| (6) Speed Slope 1 | 0 to 16output \% / input \% | SPEEDSLOP / 1024 | $\begin{gathered} \hline 1 / 1024 \\ \text { output \%/ input \% } \end{gathered}$ |
| (8) Change Duty | 0.4 to 99.6\% | CHANGEDUTY $\times 2 / 512$ | 0.4\% |
| (9) Speed Slope 2 | 0 to 16output \% / input \% | SPEEDSLOP2 / 1024 | $\begin{gathered} \hline 1 / 1024 \\ \text { output } \% / \text { input } \% \end{gathered}$ |

When the change Duty point is used, the change Duty should be set between start Duty and max. Duty. When the change Duty is not used, CHANGEDUTY should be set to 0 .

Example of parameter setting:
Setting target:
Start Duty=20\%, Stop Duty=18\%, Max Duty=90\%, Change Duty=50\%
Start output Duty $=10 \%, 50 \%$ Change Duty output=40\%, Max output Duty=95\%

Table 8.50 Example of Open loop parameter setting for option (3)

| Register address | Register name | Setting range | Equation | Calculation example |
| :---: | :---: | :---: | :---: | :---: |
| 3[7:0] | STARTDUTY [7:0] | $\begin{gathered} 0 \text { to } 255 \\ (0 \% \text { to } 49.8 \%) \\ \hline \end{gathered}$ | Start Duty $\times 512$ | $0.20 \times 512=102$ |
| 2[6:0] | $\begin{gathered} \hline \text { STOPDUTY } \\ {[6: 0]} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \text { to } 127 \\ (0 \% \text { to } 49.6 \%) \end{gathered}$ | Stop Duty $\times 256$ | $0.18 \times 256=46$ |
| 5[7:0] | MAXDUTY [7:0] | $\begin{gathered} 0 \text { to } 255 \\ (50.2 \% \text { to } 100 \%) \\ \hline \end{gathered}$ | Max Duty $\times 512$ - 257 | $0.90 \times 512-257=204$ |
| 4[7:0] | $\begin{gathered} \text { CHANGEDUTY } \\ {[7: 0]} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \text { to } 255 \\ (0.4 \% \text { to } 99.6 \%) \end{gathered}$ | Change Duty $\times 256$ | $0.50 \times 256=128$ |
| 6[7:0] | $\begin{gathered} \hline \text { STARTRPM } \\ {[11: 4]} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \text { to } 255 \\ (0 \% \text { to } 49.8 \%) \\ \hline \end{gathered}$ | Min output Duty $\times 512$ | $0.10 \times 512=51$ |
| $\begin{aligned} & 8[7: 0] \\ & 9[7: 2] \end{aligned}$ | $\begin{gathered} \text { SPEEDSLOP } \\ \text { [13:0] } \end{gathered}$ | 0 to 16383 <br> (0 output \% / input \% to 16 output \% / input \%) | $1024 \times$ (Output Duty at Change Duty $\times 512$ STARTRPM) / <br> (CHANGEDUTY $\times 2$ STARTDUTY) | $\begin{gathered} (0.40 \times 512-51) /(128 \times 2 \\ -102) \times 1024=1022 \end{gathered}$ |
| $\begin{aligned} & 10[7: 0] \\ & 11[7: 2] \end{aligned}$ | $\begin{gathered} \text { SPEEDSLOP2 } \\ \text { [13:0] } \end{gathered}$ | 0 to 16383 <br> (0output \%/ input \% to 16 output \% / input \%) | $1024 \times$ (Max output Duty $\times$ 512 - Output duty at Change Duty) / (MAXDUTY CHANGEDUTY $\times 2+257$ ) | $\begin{gathered} (0.95 \times 512-0.40 \times 512) / \\ (204+257-128 \times 2) \times \\ 1024=1404 \end{gathered}$ |

Addition of change duty can be used with option (1) and (2).

## 8.3. $1^{2} \mathrm{C}$ and NVM

Data of internal registers can be communicated via $I^{2}$ C. Each setting parameter is read from non-volatile memory (NVM), and is stored to the register.

### 8.3.1. $1^{2} \mathrm{C}$ communication



Figure 8.21 Start condition, stop condition, and data communication

- Write procedure of $\mathrm{I}^{2} \mathrm{C}$ communication
(1) Start condition
(2) Slave address of $\mathrm{I}^{2} \mathrm{C}+$ Write
(3) Register address
(4) Write control data
(5) Stop condition

Table $8.51 \quad I^{2} \mathrm{C}$ communication: SDA minimum data control


- S : Start condition
- A : Acknowledge
- $P$ : Stop condition
- Read procedure of $\mathrm{I}^{2} \mathrm{C}$ communication
(1) Start condition
(2) Slave address of $\mathrm{I}^{2} \mathrm{C}+$ Write
(3) Register address
(4) Start condition
(5) Slave address of I ${ }^{2} \mathrm{C}+$ Read
(6) Read control data
(7) Stop condition


### 8.3.2. NVM Setting

Slave address can be set with ID2 pin and ID1 pin. When both ID2 pin and ID1 pin are set to Low, the slave address can be changed by writing the predetermined slave address to the register.

Table 8.52 Slave address setting

| ID2 pin | ID1 pin | Slave address | Note |
| :---: | :---: | :--- | :--- |
| Low | Low | 0101001 (Initial value) | Register 25[7:1]:SLAVE_ADRS <br> lt can be stored to NVM. |
| Low | High | 0101001 | - |
| High | Low | 0101101 | - |
| High | High | 0110010 | - |

- How to read and write to NVM is as follows.


## - Read procedure of NVM

(1) 8 'b0000_0000 should be written to the register address: 86 .
(2) When $8^{\prime}$ b0000_0001 should be written to the register address: 87 , NVM is started to read.
(3) Waiting time
(4) Register address: 87 should be read and $8^{\prime}$ b0000_0000 is confirmed.

- Write procedure of NVM
(1) 8 'b0000_0001 should be written to the register address: 86
(2) When $8^{\circ}$ b0000_0001 should be written to the register address: 87 , NVM is started to read.
(3) Waiting time
(4) Register address: 87 should be read and $8 \mathrm{~b} 0000 \_0000$ is confirmed.
* If the write operation is not completed for a certain period,
(5) $8^{\prime}$ b0000_0000 should be written to the register address: 87 , and the write operation of NVM is forced to end.


Figure 8.22 Write flow of NVM

### 8.3.3. Normal Register

Table 8.53 Register map

| ADDR ESS | Bit | Name | Description | NVM | Read:R Write:W | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 7:6 | - | - | - | R | 0 |
| 0 | 5 | CP_LOW | Error state of charge pump voltage drop (0: Normal, 1: Error) | - | R | 0 |
| 0 | 4 | TSD | Error state of temperature (0: Normal, 1: Error) | - | R | 0 |
| 0 | 3 | ISD | Error state of over current (0: Normal, 1: Error) | - | R | 0 |
| 0 | 2 | OV_SPD | Error state of maximum rotation number (0: Normal, 1: Error) | - | R | 0 |
| 0 | 1 | UD_SPD | Error state of minimum rotation number (0: Normal, 1: Error) | - | R | 0 |
| 0 | 0 | ST_FAIL | Error state of startup (0: Normal, 1: Error) | - | R | 0 |
| 1 | 7:0 | USERID | Free | $\checkmark$ | R/W | 0 |
| 2 | 7 | NOSTOP | No stop mode (0: disable, 1: enable) | $\checkmark$ | R/W | 0 |
| 2 | 6:0 | STOPDUTY | Stop Duty | $\checkmark$ | R/W | 0 |
| 3 | 7:0 | STARTDUTY | Start Duty | $\checkmark$ | R/W | 0 |
| 4 | 7:0 | CHANGEDUTY | Duty of inflection point | $\checkmark$ | R/W | 0 |
| 5 | 7:0 | MAXDUTY | Max Duty | $\checkmark$ | R/W | 0 |
| 6 | 7:0 | STARTRPM | Start rotation number | $\checkmark$ | R/W | 0 |
| 7 | 7:4 | STARTRPM | Start rotation number | $\checkmark$ | R/W | 0 |
| 7 | 3:0 | MAXDUTYHYS | Hysteresis of recovery from Open loop to Closed loop | $\checkmark$ | R/W | 0 |
| 8 | 7:0 | SPEEDSLOP | Curve slope | $\checkmark$ | R/W | 0 |
| 9 | 7:2 | SPEEDSLOP | Curve slope | $\checkmark$ | R/W | 0 |
| 9 | 1 | MAXOPEN | OPEN control of Max Duty or more (0: disable, 1: enable) | $\checkmark$ | R/W | 0 |
| 9 | 0 | MAXOFF | Full speed at SPD command OFF (0: disable, 1: enable) | $\checkmark$ | R/W | 0 |
| 10 | 7:0 | SPEEDSLOP2 | Curve slope after inflection point | $\checkmark$ | R/W | 0 |
| 11 | 7:2 | SPEEDSLOP2 | Curve slope after inflection point | $\checkmark$ | R/W | 0 |
| 11 | 1 | VCP_MASK | Low voltage detection of charge pump (0: enable, 1: disable) | $\checkmark$ | R/W | 0 |
| 11 | 0 | OPENLOOP | OPEN LOOP/CLOSEDLOOP (0: Closed loop, 1: Open loop) | $\checkmark$ | R/W | 0 |
| 12 | 7 | KIX | KI x 8 (0:1 x, 1:8 x) | $\checkmark$ | R/W | 0 |
| 12 | 6:0 | KI | KI (0 to 127) | $\checkmark$ | R/W | 0 |
| 13 | 7 | KPX | KP x $8 \times(0: 1 \mathrm{x}, 1: 8 \mathrm{x})$ | $\checkmark$ | R/W | 0 |
| 13 | 6:0 | KP | KP (0 to 127) | $\checkmark$ | R/W | 0 |
| 14 | 7 | STBY_MODE | Standby mode | $\checkmark$ | R/W | 0 |
| 14 | 6 | DIR | Polarity of rotation direction of CWCCW pin (0: positive, 1: negative) | $\checkmark$ | R/W | 0 |
| 14 | 5:3 | POLEPAIR | Pole pair number | $\checkmark$ | R/W | 0 |
| 14 | 2:1 | MAXSPEED | Max speed setting to determine Initial output duty, when the motor rotates from idling. | $\checkmark$ | R/W | 0 |
| 14 | 0 | FG_ON | FG pin control | $\checkmark$ | R/W | 0 |
| 15 | 7:5 | FGSEL | Pulse number of FG pin | $\checkmark$ | R/W | 0 |
| 15 | 4 | TSPSEL | Selection of SPD pin input signal (0: Analog voltage, 1:PWM Duty) | $\checkmark$ | R/W | 0 |
| 15 | 3 | SPDINV | SPD input polarity (0: positive, 1: negative) | $\checkmark$ | R/W | 0 |
| 15 | 2 | LATCH | Abnormality detection (0: Auto restart, 1: Latch) | $\checkmark$ | R/W | 0 |
| 15 | 1:0 | OCPMASK | OCP filter setting | $\checkmark$ | R/W | 0 |
| 16 | 7 | LOCKDIS | Forced commutation protection (0: enable, 1: disable) | $\checkmark$ | R/W | 0 |
| 16 | 6:4 | DUTYCHGLIMIT | Limitation of Duty change | $\checkmark$ | R/W | 0 |


| ADDR ESS | Bit | Name | Description | NVM | Read:R Write:W | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 16 | 3:1 | STARTCURRENT | Limitation of start current | $\checkmark$ | R/W | 0 |
| 16 | 0 | OCPDIS | Limitation function of output current (0: enable, 1: disable) | $\checkmark$ | R/W | 0 |
| 17 | 7:6 | SS_ADD_SEL | Current limitation setting when start current limitation moves to normal current limitation | $\checkmark$ | R/W | 0 |
| 17 | 5:4 | SS_UP_SEL | Setting of current limitation increasing per 320 ms in SS_ADD_SEL | $\checkmark$ | R/W | 0 |
| 17 | 3:1 | SS_DUTYCHGLIMIT | Duty limitation at soft start | $\checkmark$ | R/W | 0 |
| 17 | 0 | DUTY_UP_TIME | Up time of Duty change (0:2.7ms , 1:10.8ms) | $\checkmark$ | R/W | 0 |
| 18 | 7:5 | RPMLIMIT | Limitation setting of target rotation number change | $\checkmark$ | R/W | 0 |
| 18 | 4 | BRK_INV | Polarity setting of BRAKE pin (0: positive, 1: negative) | $\checkmark$ | R/W | 0 |
| 18 | 3 | isd_mask | Over current detection (0: enable, 1: disable) | $\checkmark$ | R/W | 0 |
| 18 | 2:1 | RS_SEL | Input filter setting of RSA pin | $\checkmark$ | R/W | 0 |
| 18 | 0 | ANTITHROUGH | Auto Dead time control (0: enable, 1: disable) | $\checkmark$ | R/W | 0 |
| 19 | 7:5 | WAIT_TIME | Time setting of brake sequence | $\checkmark$ | R/W | 0 |
| 19 | 4 | WAIT_MODE | Output FET state of brake sequence | $\checkmark$ | R/W | 0 |
| 19 | 3 | WAIT_CON | Moving state after brake sequence | $\checkmark$ | R/W | 0 |
| 19 | 2 | LOCK_BRK | Short brake setting at lock protection (0: OFF, 1: Short brake) | $\checkmark$ | R/W | 0 |
| 19 | 1 | alertinv | Polarity of ALERT pin (0: High=Error, 1: Low=Error) | $\checkmark$ | R/W | 0 |
| 19 | 0 | tsd_mask | Thermal shutdown (0: enable, 1: disable) | $\checkmark$ | R/W | 0 |
| 20 | 7:5 | TRE | Restart time setting | $\checkmark$ | R/W | 0 |
| 20 | 4:3 | PreTIP | Setting the first DC excitation time | $\checkmark$ | R/W | 0 |
| 20 | 2:0 | TIP | Setting the second DC excitation time | $\checkmark$ | R/W | 0 |
| 21 | 7:4 | LA | Lead angle setting | $\checkmark$ | R/W | 0 |
| 21 | 3:2 | FMAX | Setting of detection rotation number of maximum rotation speed error | $\checkmark$ | R/W | 0 |
| 21 | 1:0 | FST | Setting forced commutation frequency | $\checkmark$ | R/W | 0 |
| 22 | 7 | SLOP | Soft switching setting | $\checkmark$ | R/W | 0 |
| 22 | 6:5 | LAP | Setting conduction angle | $\checkmark$ | R/W | 0 |
| 22 | 4:2 | FPWM | Output PWM frequency setting | $\checkmark$ | R/W | 0 |
| 22 | 1:0 | DEADTIME | Dead time setting | $\checkmark$ | R/W | 0 |
| 23 | 7 | ISD_LVL | ISD threshold setting (0:1V, 1:0.5V) | $\checkmark$ | R/W | 0 |
| 23 | 6 | OCP_LVL | Gain settings of output current limitation threshold and output current monitor function | $\checkmark$ | R/W | 0 |
| 23 | 5:3 | SOURCE | Source current setting of predriver | $\checkmark$ | R/W | 0 |
| 23 | 2:0 | SINK | Sink current setting of predriver | $\checkmark$ | R/W | 0 |
| 24 | 7:6 | COMP_HYS | Hysteresis voltage setting of position detection comparator | $\checkmark$ | R/W | 0 |
| 24 | 5:0 | - | - | $\checkmark$ | R/W | 0 |
| 25 | 7:1 | SLAVE_ADRS | ${ }^{2} \mathrm{C}$ C Slave address | $\checkmark$ | R/W | 0x29 |
| 25 | 0 | - | - | $\checkmark$ | R/W | 0 |
| 26 | 7:0 | - | - | - | R/W | 0 |
| 27 | 7:0 | SPD | Setting of speed command | - | R/W | 0 |
| 28 | 7:6 | SPD | Setting of speed command | - | R/W | 0 |
| 28 | 5:0 | - | - | - | R/W | 0 |
| 29 | 7:0 | hz_cnt | Rotation frequency | - | R | 0 |
| 30 | 7:0 | hz_cnt | Rotation frequency | - | R | 0 |
| 86 | 7:1 | - | - | - | R/W | 0 |


| ADDR <br> ESS | Bit | Name | Description | NVM | Read:R <br> Write:W | Initial <br> value |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: |
| 86 | 0 | NVM_W/R | READ/WRITE or NVM (0:READ enable,1:WRITE enable) | - | R/W | 0 |
| 87 | $7: 1$ | - | - | - | R/W | 0 |
| 87 | 0 | NVM_ST | NVM processing (0: Processing end, 1: Processing start) | - | R/W | 0 |

### 8.4. Abnormality Detection (Error Mode)

### 8.4.1 Various Abnormality Detection

The abnormality detection functions include power supply low voltage detection, output over current detection, charge pump low voltage detection, thermal shutdown, over maximum speed detection, under minimum speed error detection, and startup failure detection.
When the abnormality state is detected, the IC enters to the error mode. The IC stops operation when power supply low voltage is detected. The output FETs are all off in cases of output over current detection, charge pump low voltage detection, thermal shutdown, and over maximum speed detection. Output FETs are all OFF or short brake depending on the register setting in cases of under minimum speed error detection and startup failure detection. The abnormal detection signal is output with ALART pin. In error mode, which abnormality detection works can be read from the register by $\mathrm{I}^{2} \mathrm{C}$, except UVLO.

Table 8.54 Abnormality detection

| Abnormal detection | Read register | Detect condition | Release condition |
| :---: | :---: | :---: | :---: |
| Power supply low voltage (UVLO) | - | $\begin{aligned} & \mathrm{VM}<3.9 \mathrm{~V} \text { or } \\ & \mathrm{VREG}<3.7 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{VM}>4.2 \text { and } \\ & \text { VREG }>4.0 \mathrm{~V} \end{aligned}$ |
| Output over current (ISD) | $\begin{aligned} & \text { ISD } \\ & 0[3] \end{aligned}$ | Output current > ISD threshold | - Output current < ISD threshold AND <br> - Auto restart after TRE OR Release operate |
| Charge pump low voltage (CPVSD) | $\begin{gathered} \mathrm{CP} \text { LOW } \\ \hline 0[5] \end{gathered}$ | VCP - VM < 3.7V | - VCP-VM > 4.0V AND <br> - Auto restart after TRE OR Release operate |
| Thermal shutdown (TSD) | $\begin{aligned} & \text { TSD } \\ & 0[4] \end{aligned}$ | $\mathrm{Tj}>170^{\circ} \mathrm{C}$ | - $\mathrm{Tj}<130^{\circ} \mathrm{C}$ AND <br> - Auto restart after TRE OR Release operate |
| Over maximum speed (FMAX ERROR) | $\underset{0[2]}{O V_{0} S P D}$ | FMAX setting < Current frequency FMAX:0.75kHz/1.5kHz/3kHz/disable | - Auto restart after TRE OR Release operate |
| Under minimum speed <br> (FMIN ERROR) | $\begin{gathered} \text { UD_SPD } \\ \hline 0[1] \end{gathered}$ | FST setting > current frequency FST: $1.6 \mathrm{~Hz} / 3.2 \mathrm{~Hz} / 6.4 \mathrm{~Hz} / 12.8 \mathrm{~Hz}$ | - Auto restart after TRE OR Release operate |
| Startup failure (STARTUP FAIL) | $\begin{gathered} \text { ST_FAIL } \\ 0[0] \end{gathered}$ | Cannot move to sensorless drive mode after force commutation 4 rounds | - Auto restart after TRE OR Release operate |

### 8.4.2. Recovery from Abnormality Detection

When the abnormality states except UVLO are detected and the IC moves to the error mode, the recovery operation can be selected among auto recovery and latch.
In the auto recovery, IC resumes after moving to the error mode, and restart time elapse. Also, IC resumes with the release operation.
In the latch method, the IC does not resume until the release operation is performed.

- Release operation
- Speed control command is zero-input.
- IC moves to standby mode.
- Power OFF

Table 8.55 Recovery operation setting

| Register setting 15[2] <br> LATCH | Recovery operation |
| :---: | :---: |
| 0 | Auto recovery |
| 1 | Latch |

Table 8.56 Restart time setting

| Register setting 20[7:5] <br> TRE | Restart time (s) |
| :---: | :---: |
| 000 | 0 |
| 001 | 0.5 |
| 010 | 1 |
| 011 | 1.5 |
| 100 | 2 |
| 101 | 4 |
| 110 | 7 |
| 111 | 10 |

### 8.4.3. ALERT

The ALERT pin is an open drain type output pin. When an abnormal state is detected, this pin outputs. Output polarity of the ALERT pin can be set.

Table 8.57 Abnormal state polarity setting of ALERT pin

| Register setting 19[1] <br> alertinv | Abnormal state |
| :---: | :---: |
| 0 | High |
| 1 | Low |



Figure 8.23 Timing chart example of error mode by auto recovery


Figure 8.24 Timing chart example of speed command release in error mode by latch method


Figure 8.25 Timing chart example of standby mode / power off release in error mode by latch method

### 8.4.4. Max Rotation Count Error, Minimum Rotation Count Error, and Start Error

In the max rotation count error, when the motor rotation count reaches the maximum rotation frequency setting or more, the IC moves to the error mode, and external FET outputs are all turned off.

In the minimum rotation count error, when the rotation count of the motor falls to below the forced commutation frequency, the IC moves to the error mode. The operation at detecting can be selected among external FETs all OFF, and short brake setting.

In the start error, if the motor rotates four times with forced commutation, and the IC does not move to the sensorless drive, it moves to error mode. The operation at detecting can be selected among all off setting of the external FETs and the short brake setting.

When the motor is locked, the motor cannot be rotated. Therefore, the IC detects the minimum rotation count error or start error, and moves to the error mode.

Table 8.58 Max rotation frequency (max rotation count or more) setting

| Register setting 21[3:2] <br> FMAX | Max rotation frequency |
| :---: | :---: |
| 00 | 0.75 kHz |
| 01 | 1.5 kHz |
| 10 | 3 kHz |
| 11 | None |

Table 8.59 Forced commutation frequency (minimum rotation count error) setting

| Register setting 21[1:0] <br> FST | Electrical angle <br> frequency | Idling detection time <br> (electrical angle frequency) |
| :---: | :---: | :---: |
| 00 | 1.6 Hz | $200 \mathrm{~ms}(5 \mathrm{~Hz})$ |
| 01 | 3.2 Hz | $100 \mathrm{~ms}(10 \mathrm{~Hz})$ |
| 10 | 6.4 Hz | $50 \mathrm{~ms}(20 \mathrm{~Hz})$ |
| 11 | 12.8 Hz | $25 \mathrm{~ms}(40 \mathrm{~Hz})$ |

- The forced commutation frequency is same as the detection frequency of minimum rotation count error, and changes with idling detection time.

Table 8.60 Operation settings of minimum rotation count error and start error detection

| Register setting 19[2] <br> LOCK_BRK | Operation |
| :---: | :---: |
| 0 | Output FET all OFF |
| 1 | Output FET short brake |

Table 8.61 Enable / disable setting of start error function

| Register setting 16[7] <br> LOCKDIS | Start error function |
| :---: | :---: |
| 0 | Enable |
| 1 | Disable |

### 8.4.5. Under Voltage Lockout Detection (UVLO)

When the power supply voltage is less than the IC operation voltage, this function turns off the IC operation to avoid malfunction.
It monitors both VM voltage and VREG voltage. When VM voltage is 3.9 V (typ.) or less, or VREG voltage is 3.7 V (typ.) or less, this function is activated. It has a hysteresis of 0.3 V (typ.). IC is resumed to normal operation when VM voltage is over 4.2 V (typ.), and VREG voltage is over 4.0 V (typ.).


Figure 8.26 Timing chart example of UVLO operation

### 8.4.6. Output Over Current Detection (ISD)

To prevent the IC from flowing over current continuously, the motor current is detected with external shunt resistor. The detected voltage that is input to RSA pin becomes ISD reference voltage VISD or more, the external FET outputs are all OFF.

Table 8.62 ISD reference voltage setting

| Register setting 23[7] <br> ISD_LVL | ISD reference voltage <br> VISD |
| :---: | :---: |
| 0 | 1 V |
| 1 | 0.5 V |

Table 8.63 Enable / disable setting of ISD function

| Register setting 18[3] <br> isd_mask | ISD function |
| :---: | :---: |
| 0 | Enable |
| 1 | Disable |

### 8.4.7. Low Voltage Detection for Charge Pump (CPVSD)

When the voltage between VCP and VM is 3.7 V (typ.) or less, motor outputs are turned off (as high impedance state). It has a hysteresis of 0.3 V (typ.). Motor is resumed to the normal operation when the voltage difference is over 4.0 V (typ.).

## Table 8.64 Enable / disable setting of CPVSD function

| Register setting 11[1] <br> VCP_MASK | CPVSD function |
| :---: | :---: |
| 0 | Enable |
| 1 | Disable |

### 8.4.8. Thermal Shutdown

Thermal shutdown (TSD) is incorporated.
It operates when IC's junction temperature (Tj) exceeds $170^{\circ} \mathrm{C}$ (typ.). All output FETs are turned off. It has a hysteresis of $40^{\circ} \mathrm{C}$ (typ.). When IC's junction temperature becomes $130^{\circ} \mathrm{C}$ (typ.) or less, the operation returns automatically.

Table 8.65 Enable / disable setting of TSD function

| Register setting 19[0] <br> tsd_mask | TSD function |
| :---: | :---: |
| 0 | Enable |
| 1 | Disable |

## 9. Absolute Maximum Ratings

Table 9.1 Absolute Maximum Ratings(Unless otherwise specified, $\mathbf{T a}=\mathbf{2 5}^{\circ} \mathrm{C}$ )

| Characteristics | Symbol | Rating | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| Motor power supply voltage | VMvmax | 30 | V | VM |
| 5 V reference voltage | VREGvmax | 6 (Note1) | V | VREG |
| Charge pump voltage | VCPvmax | VM+10 (Note 1) | V | VCP |
|  | VCPMvmax | VM | V | CPM |
|  | VCPPvmax | VM +10 | V | CPP |
| Input voltage | Vmaxin1 | -0.3 to 6 | V | STBY/SPD/SEL/ID1/ID2/SCL/SDA/CW CCW/BRAKE/TESTI/TESTO |
|  | Vmaxin2 | 30 | V | OUTU/OUTV/OUTW |
|  | Vmaxin3 | 6 | V | RSA/RSB |
| Output voltage | Vmaxo1 | 18 | V | GLU/GLV/GLW |
|  | Vmaxo2 | 6 | V | ALERT/FG/PHBF/PH |
|  | Vmaxo3 | $\mathrm{VM}+10$ | V | GHU/GHV/GHW |
| Output current | Imax1 | 10 | mA | ALERT/FG |
|  | Imax2 | -120 | mA | GHU/GHV/GHW/GLU/GLV/GHW |
|  | Imax3 | 240 | mA | GHU/GHV/GHW/GLU/GLV/GHW |
|  | Imax4 | 2 | mA | PHBF |
|  | Imax5 | 30 | mA | VREG |
| Power dissipation | PD | 4.1 | W | Mounted on a board (4-layer board: FR4:76.2 mm x $114.3 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ ), Rth $(j-a)=30.5^{\circ} \mathrm{C} / \mathrm{W}$ |
| Operating temperature | Topr | -40 to 105 | ${ }^{\circ} \mathrm{C}$ | - |
| Storage temperature | Tstg | -55 to 150 | ${ }^{\circ} \mathrm{C}$ | - |
| Junction temperature | Tjmax | 150 | ${ }^{\circ} \mathrm{C}$ | - |

Note 1: VREG and VCP pin voltages are generated in the IC. Do not apply voltage externally.
Note 2: Output current may be restricted by ambient temperature and the mounting board. Please design not to exceed the junction temperature.

Note: The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings.
Exceeding the rating (s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
Please use this IC within the specified operating ranges.

## 10. Operating Range

Table 10.1 Operating range (Unless otherwise specified, $\mathrm{Ta}=-40$ to $105^{\circ} \mathrm{C}$ )

| Characteristics | Symbol | Min | Typ. | Max | Unit | Remarks |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| VM pin power supply voltage 1 | $\mathrm{V}_{\mathrm{M}(\text { opr1) }}$ | 9 | 14.8 | 27 | V |  |
| VM pin power supply voltage 2 | $\mathrm{V}_{\text {M(opr2) }}$ | 5.5 | - | 9 | V | Electrical characteristics are only <br> for reference because the <br> variation of electrical <br> characteristics becomes large |
| VM pin power supply voltage 3 | $\mathrm{V}_{\mathrm{M(opr3)}}$ | 10.8 | 14.8 | 27 | V | For NVM writing |
| Input PWM command frequency | $\mathrm{f}_{T S P}$ | 1 | - | 100 | kHz | - |
| Input $I^{2} \mathrm{C}$ CLK frequency | fsck | - | - | 400 | kHz | - |

Table 10.2 NVM characteristics

| Characteristics | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Program/Erase cycles | $\mathrm{T}_{\mathrm{j}}=0$ to $90^{\circ} \mathrm{C}$ | 10 | - | Cycle |

### 10.1. Power Dissipation



Mounted on a board (4-layer board: FR4:76.2 $\mathrm{mm} \times 114.3 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ ), Rth $(\mathrm{j}-\mathrm{a})=30.5^{\circ} \mathrm{C} / \mathrm{W}$
Figure 10.1 Power dissipation

## 11. Electrical Characteristics



| Pin / Circuit | Characteristics | Symbol | Condition | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VM | Power supply current 1 | Ivm1 | Idle mode | - | 15 | 18 | mA |
|  | Power supply current 2 | Ivм2stb | Standby mode STBY=0V | - | 0 | 10 | $\mu \mathrm{A}$ |
|  | UVLO operation voltage | Vuvovm | In VM falling | 3.7 | 3.9 | 4.1 | V |
|  | UVLO hysteresis voltage | Vuvhrvm | - | - | 300 | - | mV |
|  | UVLO release voltage | Vuviva | In VM rising | 4.0 | 4.2 | 4.4 | V |
| VREG | 5V reference voltage | V Vreg | lout $=0 \mathrm{~mA}$ | 4.75 | 5.0 | 5.35 | V |
|  | 5V reference voltage output current | Vivreg | lout $=-10 \mathrm{~mA}$ | 4.75 | 5.0 | 5.35 | V |
|  | UVLO operation voltage | Vuvovreg | In VREG falling | 3.5 | 3.7 | 3.9 | V |
|  | UVLO hysteresis voltage | Vuvhyvreg | - | - | 300 | - | mV |
|  | UVLO release voltage | Vuvrvieg | In VREG rising | 3.8 | 4.0 | 4.2 | V |
| VCP | Charge pump voltage | Vvcp | VM=9V: Idle mode <br> Between VM and VCP pins: $0.1 \mu \mathrm{~F}$, <br> Between CPP and CPM pins: $0.01 \mu \mathrm{~F}$ | $\mathrm{VM}+7.5$ | $\mathrm{VM}+8$ | $\begin{gathered} \text { VM } \\ 8.5 \end{gathered}$ | V |
|  | CPVSD operation voltage | Vcpusdo | In the voltage between VM pin and VCP pin falling, VM $\geq 5.5 \mathrm{~V}$ | 3.4 | 3.7 | 4.0 | V |
|  | CPVSD hysteresis voltage | $\mathrm{V}_{\text {cPvsdil }}$ | - | - | 300 | - | mV |
|  | CPVSD release voltage | VCPVSDR | In the voltage between VM pin and VCP pin rising. VM $\geq 5.5 \mathrm{~V}$ | 3.7 | 4.0 | 4.3 | V |
| GHU, GHV, GHW | Output H voltage | Vohghx | lout $=-1 \mathrm{~mA}$ | $\underset{1.5}{\text { VCP }}$ | $\begin{gathered} \text { VCP - } \\ 0.3 \end{gathered}$ | VCP | V |
|  | Output L voltage | Volghx | lout $=1 \mathrm{~mA}$ | - | 0.3 | 0.8 | V |
|  | Output source current 1 | Isoghx1 | - | -12 | -10 | -8 | mA |
|  | Output source current 2 | Isoghx2 | - | -120 | -100 | -80 | mA |
|  | Output sink current 1 | IsighX1 | - | 16 | 20 | 24 | mA |
|  | Output sink current 2 | ІІІGHX2 | - | 160 | 200 | 240 | mA |
| GLU, GLV, GLW | Output H voltage | Vohglx | lout $=-1 \mathrm{~mA}$ | 6.9 | 7.7 | 8.5 | V |
|  | Output L voltage | Volglx | lout $=1 \mathrm{~mA}$ | - | 0.05 | 0.2 | V |
|  | Output source current 1 | IsogLx 1 | - | -12 | -10 | -8 | mA |
|  | Output source current 2 | IsogLx2 | - | -120 | -100 | -80 | mA |
|  | Output sink current 1 | IsIglx 1 | - | 16 | 20 | 24 | mA |
|  | Output sink current 2 | ISIGLX2 | - | 160 | 200 | 240 | mA |
| OUTU, OUTW | Comparator offset voltage | V Cofsoutx | (Reference value) | -1 | 0 | 1 | mV |
|  | Comparator hysteresis voltage 1 | $\mathrm{V}_{\text {chyoutx }}$ | (Reference value) | $\pm 40$ | $\pm 100$ | $\pm 150$ | mV |
|  | Comparator hysteresis voltage 2 | Vchyoutx2 | (Reference value) | $\pm 80$ | $\pm 200$ | $\pm 300$ | mV |
|  | Comparator hysteresis voltage 3 | $\mathrm{V}_{\text {chyoutx }}$ | (Reference value) | $\pm 120$ | $\pm 300$ | $\pm 450$ | mV |
| STBY | Input H voltage | $\mathrm{V}_{\text {IHSTB }}$ | - | 2.0 | - | 5.5 | V |
|  | Input L voltage | VILSTB | - | -0.3 | - | 0.8 | V |
|  | Hysteresis voltage | $\mathrm{V}_{\text {нуstb }}$ | - | - | 200 | - | mV |
|  | H input current | $\mathrm{l}_{\text {İstb }}$ | Vin $=5 \mathrm{~V}$ | 17 | 25 | 33 | $\mu \mathrm{A}$ |
|  | L input current | IL_Stb | Vin=0V | - | - | 1 | $\mu \mathrm{A}$ |
|  | Standby mode setting time | Tsetstb | STBY:H to L | 95 | 100 | 105 | ms |

## TOSHIBA

TC78B009FTG

| Pin / Circuit | Characteristics | Symbol | Condition | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPD (during digital signal input) | Input H voltage | VIHSPD | - | 2.0 | - | 5.5 | V |
|  | Input L voltage | VILSPD | - | -0.3 | - | 0.8 | V |
|  | Hysteresis voltage | V HYSPD | - | - | 200 | - | mV |
|  | H input current | liHSPD | Vin $=5 \mathrm{~V}$ | - | - | 1 | $\mu \mathrm{A}$ |
|  | L input current | IILSPD | Vin=0V | - | - | 1 | $\mu \mathrm{A}$ |
|  | Input frequency | fispd | - | 1 | - | 100 | kHz |
|  | 100\%Duty detection time | ${ }^{\text {t }}$ 00SPD | - | - | 1.5 | - | ms |
|  | 0\%Duty detection time | tospd | - | - | 100 | - | ms |
| $\begin{aligned} & \text { SPD } \\ & \text { (during } \\ & \text { analog } \\ & \text { voltage } \\ & \text { input) } \end{aligned}$ | 100\% input voltage | $\mathrm{V}_{100 \mathrm{SPD}}$ | ADC = 512 (100\%) | 3.9 | 4.0 | 4.1 | V |
|  | 0\% input voltage | $V_{\text {OSPD }}$ | ADC $=0$ (\%) | 1.4 | 1.5 | 1.6 | V |
| CWCCW | Input H voltage | $\mathrm{V}_{\text {IHCW }}$ | - | 2.0 | - | 5.5 | V |
|  | Input L voltage | Vilcw | - | -0.3 | - | 0.8 | V |
|  | Hysteresis voltage | $\mathrm{V}_{\text {HyCW }}$ | - | - | 400 | - | mV |
|  | H input current | l HCW | Vin=5V | 70 | 100 | 130 | $\mu \mathrm{A}$ |
|  | L input current | Ilcaw | Vin $=0 \mathrm{~V}$ | - | - | 1 | $\mu \mathrm{A}$ |
| BRAKE | Input H voltage | ViHCw | - | 2.0 | - | 5.5 | V |
|  | Input L voltage | VILCW | - | -0.3 | - | 0.8 | V |
|  | Hysteresis voltage | $\mathrm{V}_{\text {HYCW }}$ | - | - | 400 | - | mV |
|  | H input current | І H cw | Vin $=5 \mathrm{~V}$ | 70 | 100 | 130 | $\mu \mathrm{A}$ |
|  | L input current | IILCW | Vin=0V | - | - | 1 | $\mu \mathrm{A}$ |
| SEL | Input H voltage | $\mathrm{V}_{\text {IHSEL }}$ | - | 2.0 | - | 5.5 | V |
|  | Input L voltage | VILSEL | - | -0.3 | - | 0.8 | V |
|  | Hysteresis voltage | V HYSEL | - | - | 400 | - | mV |
|  | H input current | IIHSEL | Vin=5V | 70 | 100 | 130 | $\mu \mathrm{A}$ |
|  | L input current | IILSEL | Vin=0V | - | - | 1 | $\mu \mathrm{A}$ |
| FG | Output L voltage | VLFG | lout=5mA | - | 0.15 | 0.30 | V |
|  | Output leakage current | ILFG | Vout=6V | - | - | 1 | $\mu \mathrm{A}$ |
| ALERT | Output L voltage | VLalert | lout=5mA | - | 0.15 | 0.30 | V |
|  | Output leakage current | ILalert | Vout=6V | - | - | 1.0 | $\mu \mathrm{A}$ |
| RSA | Output current limit reference voltage 1 | Vocp1 | 0.25 V setting | 0.225 | 0.25 | 0.275 | V |
|  | Output current limit reference voltage 2 | Vocp2 | 0.125 V setting | 0.113 | 0.125 | 0.137 | V |
|  | Over current reference voltage 1 | VISD1 | 0.5 V setting | 0.45 | 0.5 | 0.55 | V |
|  | Over current reference voltage 2 | VISD2 | 1V setting | 0.9 | 1 | 1.1 | V |
|  | Input current | linsa | RSA=0V | - | 0.1 | 1 | $\mu \mathrm{A}$ |
| RSB | Input current1 | IIRSB1 | Vin=5V, Gain=10 | 35 | 45 | 65 | $\mu \mathrm{A}$ |
|  | Input current2 | IIRSB2 | Vin=5V, Gain=20 | 18 | 24 | 35 | $\mu \mathrm{A}$ |
| PH | Output H voltage | Vohph | - | $\begin{gathered} \text { VREG- } \\ 1.2 \end{gathered}$ | $\begin{gathered} \text { VREG- } \\ 0.85 \end{gathered}$ | VREG | V |
|  | Output L voltage | Volph | - | 0 | 0 | 0.1 | V |
|  | Output voltage 1 | Voph1 | Gain=10, RSB=0.25V | 2.4 | 2.5 | 2.6 | V |
|  | Output voltage 2 | VopH2 | Gain=20, RSB=0.125V | 2.4 | 2.5 | 2.6 | V |



Reference value: It means a design value. The test before shipment has not been performed.


Figure 11.1 Electrical characteristics of $\mathrm{I}^{2} \mathrm{C}$ timing chart

## 12. Example of Application Circuit

Note: Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.


Note: As for the external FET, the specification whose gate threshold voltage is minimum 1.0 V at Ta $25^{\circ} \mathrm{C}$ is recommended.

## 13. Package Dimensions



Figure 13.1 Package Dimensions

## Notes on Contents

## 1. Block Diagrams

Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.

## 2. Equivalent Circuits

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

## 3. Timing Charts

Timing charts may be simplified for explanatory purposes.

## 4. Application Circuits

The application circuits shown in this document are provided for reference purposes only. Thorough evaluation is required, especially at the mass production design stage.
Providing these application circuit examples does not grant a license for industrial property rights.

## IC Usage Considerations Notes on handling of ICs

(1) The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings.
Exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
(2) Use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over current and/or IC failure. The IC will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly or when an abnormal pulse noise occurs from the wiring or load, causing a large current to continuously flow and the breakdown can lead smoke or ignition. To minimize the effects of the flow of a large current in case of breakdown, appropriate settings, such as fuse capacity, fusing time and insertion circuit location, are required.
(3) If your design includes an inductive load such as a motor coil, incorporate a protection circuit into the design to prevent device malfunction or breakdown caused by the current resulting from the inrush current at power ON or the negative current resulting from the back electromotive force at power OFF. IC breakdown may cause injury, smoke or ignition.
Use a stable power supply with ICs with built-in protection functions. If the power supply is unstable, the protection function may not operate, causing IC breakdown. IC breakdown may cause injury, smoke or ignition.
(4) Do not insert devices in the wrong orientation or incorrectly.

Make sure that the positive and negative terminals of power supplies are connected properly.
Otherwise, the current or power consumption may exceed the absolute maximum rating, and exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
In addition, do not use any device that is applied the current with inserting in the wrong orientation or incorrectly even just one time.

## Points to remember on handling of ICs

(1) Over current Protection Circuit

Over current protection circuits (referred to as current limiter circuits) do not necessarily protect ICs under all circumstances. If the Over current protection circuits operate against the over current, clear the over current status immediately.
Depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the over current protection circuit to not operate properly or IC breakdown before operation. In addition, depending on the method of use and usage conditions, if over current continues to flow for a long time after operation, the IC may generate heat resulting in breakdown.
(2) Thermal Shutdown Circuit

Thermal shutdown circuits do not necessarily protect ICs under all circumstances. If the thermal shutdown circuits operate against the over temperature, clear the heat generation status immediately.
Depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the thermal shutdown circuit to not operate properly or IC breakdown before operation.
(3) Heat Radiation Design

In using an IC with large current flow such as power amp, regulator or driver, please design the device so that heat is appropriately radiated, not to exceed the specified junction temperature ( Tj ) at any time and condition. These ICs generate heat even during normal use. An inadequate IC heat radiation design can lead to decrease in IC life, deterioration of IC characteristics or IC breakdown. In addition, please design the device taking into considerate the effect of IC heat radiation with peripheral components.
(4) Back-EMF

When a motor reverses the rotation direction, stops or slows down abruptly, a current flow back to the motor's power supply due to the effect of back-EMF. If the current sink capability of the power supply is small, the device's motor power supply and output pins might be exposed to conditions beyond absolute maximum ratings. To avoid this problem, take the effect of back-EMF into consideration in system design.

## RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative or contact us via our website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

