


TOSHIBA Intelligent Power Device Silicon Power MOS Integrated Circuit

# TPD7106F

1 channel High-Side N channel Power MOSFET Gate Driver

## 1. Description

TPD7106F is a 1channel high-side N channel power MOSFET gate driver. This IC contains a charge pump circuit, allowing easy configuration of a high-side switch for large-current applications.



## 2. Applications

- Junction Boxes for Automotive.
- Power distribution modules for Automotive.
- Semiconductor relays.


## 3. Features

- AEC-Q100 qualified.
- Built in the charge pump circuit (Charge pump capacitor is external).
- Output current is -10mA / +400mA, and the drive by parallel use of N channel power MOSFET is possible.
- Built in the protection for reverse connection of power supply.
- Built in the diagnosis output for under voltage of Charge pump circuit.
- SSOP16 package for surface mounting.

Note: Due to its MOS structure. This product is sensitive to static electricity.

Start of commercial production  
2020-03


**4. Block Diagram**



Note: Some of the functional blocks, circuits or constants labels in the block diagram may have been omitted or simplified for clarity.

**Figure 4.1 Block Diagram**

## 5. Pin Assignments (top view)



**Figure 5.1 Pin Assignments**

## 6. Pin Description

**Table 6.1 Pin Description**

Pin No	Symbol	Description
1	CP1-	The terminal for charge pump capacitor connection.
2	TEST	The terminal for and internal circuit test. Normal operation = connect to Ground.
3	CP1	The terminal for charge pump capacitor connection.
4	V <sub>DD</sub>	Power supply pin.
5	STBY	Standby mode control pin.
6	IN1	Input pin. Built in pull down resistor.(for Normal operation)
7	IN2	Input pin. Built in pull down resistor.(for rapid off)
8	GND1	Ground pin.
9	GND2	Ground pin.
10	DIAG	Diagnostic output (Open drain).
11	OUT2	Output pin for an external N channel power MOSFET drive( for rapid off)
12	OUT1	Output pin for an external N channel power MOSFET drive( for Normal switching)
13	CPV	Output of charge pump voltage.
14	CP2	The terminal for charge pump capacitor connection.
15	N.C	No-Connect pin.
16	CP2-	The terminal for charge pump capacitor connection.

**7. Operational Description**

**7.1. Gate drive of Power MOSFET**

**7.1.1. On driver**

In response to FET turn-on instructions ( $V_{IN1}=V_{IH}$ ), a charge pump circuit and the drive circuit operate from input terminal IN1, and it drives N channel power MOSFET of a high side with sufficient gate voltage. ( $V_{OUT1}=V_{DD}+12V$  (typ.))

- $V_{IN1}$ : IN1 pin input voltage
- $V_{IH}$ : High level input voltage
- $V_{OUT1}$ : OUT1 pin output voltage

**7.1.2. Off driver (Normal Off)**


The OFF operation in normal turns off external FET by M2 in Figure 7.1 in response to FET drive instructions ( $V_{IN1}=V_{IL}$ ) from input terminal IN1 (drive on resistance = 630Ω (typ.)).

- $V_{IL}$ : Low level input voltage

**7.1.3. Off driver (Rapid Off)**

Abnormalities, such as external FET and short circuits which occurred around load, are detected, and when it is required to make external FET turn off for a short time, in response to FET rapid OFF instructions ( $V_{IN2}=V_{IH}$ ), the following figure M3 operates from input terminal IN2, and it turns off external FET quickly (Driver on resistance = 5Ω (typ.)). In addition, although rapid off-driver operating time ( $t_{O2ON}$ ) is a maximum of 200μs.

- $V_{IN2}$ : IN2 pin input voltage




**Figure 7.1 Output driver part.**

**Table 7.2 Truth table (1)**

IN1	IN2	STBY	OUT1	OUT2	state
X	X	L	Hiz	Hiz	Stand-by mode
L	L	H	L	Hiz	Normal operation
H	L	H	H	Hiz	
L	H	H	L	L	Rapid off mode
H	H	H	L	L	

## 7.2. Protection for reverse connection of power supply


When a power supply is connected by reverse polarity, the current from a GND terminal is intercepted by M4 and M5, and external FET is turned off.



**Figure 7.3 Protection for reverse connection.**

### 7.3. Detection for under voltage of charge pump

CPV terminal voltage is supervised and a charge pump voltage fall is detected. If it becomes below the charge pump fall judging voltage  $V_{CPL}$ , a DIAG terminal will serve as L State. Output terminal OUT1 and OUT2 maintain operation. In addition, when STBY is L State, a charge pump circuit stops.



**Figure 7.4 Timing chart.**

Note: When STBY is momentarily made into L State from H State and it returns to H State again, even if CPV terminal voltage holds more than  $V_{CPL}$ , a DIAG terminal may serve as L State.

### 7.4. Truth Table (protect function and diagnosis output)

Table 7.5 Truth table (2)

IN1	IN2	STBY	Charge pump		Rapid off drive	OUT1			OUT2		DIAG	
			V <sub>CPV</sub>	Boost operation		M1 <sup>Note3</sup>	M2 <sup>Note3</sup>	M3 <sup>Note3</sup>	M6 <sup>Note3</sup>			
X	X	L	V <sub>CPV</sub> =L	stop	Disable	Hiz	OFF	OFF	Hiz	OFF	H (pull up)	OFF
L	L	H	V <sub>CPV</sub> ≤ V <sub>CPL</sub>	Operation	Disable	L	OFF	ON	Hiz	OFF	L	ON
H	L				Disable	H	ON	OFF	Hiz	OFF		
L	H <sup>Note1</sup>				Enable	L	OFF	ON	L	ON		
	H <sup>Note2</sup>				Disable	L	OFF	ON	Hiz	OFF		
H	H <sup>Note1</sup>				Enable	L	OFF	ON	L	ON		
	H <sup>Note2</sup>				Disable	L	OFF	ON	Hiz	OFF		
L	L		V <sub>CPV</sub> > V <sub>CPL</sub>	Disable	L	OFF	ON	Hiz	OFF	H (pull up)	OFF	
H	L		Disable	H	ON	OFF	Hiz	OFF				
L	H <sup>Note1</sup>		Enable	L	OFF	ON	L	ON				
	H <sup>Note2</sup>		Disable	L	OFF	ON	Hiz	OFF				
H	H <sup>Note1</sup>		Enable	L	OFF	ON	L	ON				
	H <sup>Note2</sup>		Disable	L	OFF	ON	Hiz	OFF				

Note1: Rapid off drive operation time (100μs typ.)

Note2: After Rapid off drive.

Note3: Refer to the following figure of the device name.




Figure 7.6 TPD7106F Output part.

## 8. Absolute Maximum Ratings

**Table 8.1 Absolute Maximum Ratings**

(T<sub>a</sub> = 25°C unless otherwise specified)

Characteristics	Symbol	Rating	Unit	Note	
Supply voltage	DC	V <sub>DD (1)</sub>	-18 to 27	V	-
	Pulse	V <sub>DD (2)</sub>	40	V	t≤500ms
Input voltage(1)	V <sub>STBY</sub>	-0.3 to 40.0	V	-	
Input voltage(2)	V <sub>IN1, V<sub>IN2</sub></sub>	-0.3 to 6.0	V	-	
CPV voltage	V <sub>CPV</sub>	40	V	-	
TEST pin voltage	V <sub>TEST</sub>	40	V	-	
Output source current	I <sub>OUT1 (1)</sub>	-10	mA	-	
Output sink current	I <sub>OUT1 (2)</sub>	+10	mA	-	
Output sink current	I <sub>OUT2</sub>	+400	mA	-	
DIAG Output voltage	V <sub>DIAG</sub>	-0.3 to 40.0	V	-	
DIAG Output current	I <sub>DIAG</sub>	5	mA	-	
Power dissipation	P <sub>D</sub>	1.16	W	-	
Operating temperature	T <sub>opr</sub>	-40 to 150	°C	-	
Junction temperature	T <sub>j</sub>	150	°C	-	
Storage temperature	T <sub>stg</sub>	-55 to 150	°C	-	

Note1: Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook (“Handling Precautions”/“Derating Concept and Methods”) and individual reliability data (i.e. reliability test report and estimated failure rate, etc.)

### 8.1. Thermal Resistance

**Table 8.2 Thermal resistance**

Charateristics	Symbol	Rating	unit
Thermal resistance(junction-to-ambient)	R <sub>th (j-a)</sub>	108	°C / W

Note2: Glass epoxy board

Material: FR-4(4 layer) Board size: 76.2mmx114.3mmx1.6mm



## 9. Operating Ranges

**Table 9.1 Operating Ranges**

Characteristics	Symbol	Condition	Min	Typ.	Max	Unit
Operating supply voltage	$V_{DD}$	$T_j = -40$ to $150^\circ\text{C}$	4.5	12.0	27.0	V

## 10. Electrical Characteristics

**Table 10.1 Electrical Characteristics**

(Unless otherwise specified,  $T_j = -40$  to  $150^\circ\text{C}$ ,  $V_{DD} = 4.5$  to  $27.0\text{V}$ )

Characteristics	Symbol	Pin	Test Condition	Min	Typ.	Max	Unit
Supply current	$I_{DD(1)}$	$V_{DD}$	$V_{DD} = 12\text{V}$ , $V_{STBY} = V_{IL}$ , $T_j = 25^\circ\text{C}$	-	-	5.0	$\mu\text{A}$
	$I_{DD(2)}$	$V_{DD}$	$V_{IN1,2} = V_{IL}$ , $V_{STBY} = V_{IH}$ , $C1, C2 = 0.01\mu\text{F}$	-	3.2	6.0	mA
	$I_{DD(3)}$	$V_{DD}$	$V_{IN1} = V_{IH}$ , $V_{STBY} = V_{IH}$ , $C1, C2 = 0.01\mu\text{F}$ , $OUT1, OUT2 = \text{open}$ .	-	-	6.0	mA
High level input voltage	$V_{IH}$	IN1, IN2, STBY	-	2.0	-	-	V
Low level input voltage	$V_{IL}$		-	-	-	0.8	
Input current	$I_{IH}$	IN1, IN2, STBY	$V_{IN} = 5\text{V}$ , Note1	-	50	100	$\mu\text{A}$
	$I_{IL}$		$V_{IN} = 0\text{V}$	-1	-	1	
High level output voltage	$V_{OH1}$	OUT1	$V_{DD} = 18$ to $27\text{V}$ , $C1, C2 = 0.01\mu\text{F}$ , $V_{IN1} = V_{IH}$ , $V_{STBY} = V_{IH}$ , $I_{OUT1} = -0.1\text{mA}$	$V_{DD} + 7.0$	-	40.0	V
	$V_{OH2}$	OUT1	$V_{DD} = 8$ to $18\text{V}$ , $C1, C2 = 0.01\mu\text{F}$ , $V_{IN1} = V_{IH}$ , $V_{STBY} = V_{IH}$ , $I_{OUT1} = -0.1\text{mA}$	$V_{DD} + 10.0$	$V_{DD} + 12.0$	$V_{DD} + 14.0$	
	$V_{OH3}$	OUT1	$V_{DD} = 4.5$ to $8\text{V}$ , $V_{IN1} = V_{IH}$ , $V_{STBY} = V_{IH}$ , $I_{OUT1} = -0.1\text{mA}$	$V_{DD} + 5.4$	$V_{DD} + 7.0$	$V_{DD} + 14.0$	
Output clamp voltage	$V_{OCL}$	OUT1	$V_{IN1} = V_{IH}$ , $V_{STBY} = V_{IH}$ , $C1, C2 = 0.01\mu\text{F}$ , $I_{OUT1} = +0.1\text{mA}$	34	37	40	V
Low level output voltage	$V_{OL1}$	OUT1	$V_{IN1} = V_{IL}$ , $V_{STBY} = V_{IH}$ , $C1, C2 = 0.01\mu\text{F}$ , $I_{OUT1} = +0.1\text{mA}$	-	-	0.1	V
	$V_{OL2}$	OUT2	$V_{IN2} = V_{IH}$ , $V_{STBY} = V_{IH}$ , $C1, C2 = 0.01\mu\text{F}$ , $I_{OUT2} = +0.1\text{A}$	-	0.5	1.3	
Diagnosis output leakage current	$I_{DIAGH}$	DIAG	$V_{IN1} = V_{IL}$ , $V_{DIAG} = 5\text{V}$	-	-	1	$\mu\text{A}$
Diagnosis output voltage	$V_{DIAGL}$	DIAG	$V_{STBY} = V_{IH}$ , $I_{DIAG} = 500\mu\text{A}$	-	0.22	0.40	V
Charge pump frequency	$f_{OSC}$	CP1, CP2	$V_{STBY} = V_{IH}$	30	55	80	kHz
Charge pump under voltage detection voltage	$V_{CPL}$	CPV	$V_{IN1} = V_{IH}$ , $V_{STBY} = V_{IH}$	$V_{DD} + 4.0$	$V_{DD} + 4.7$	$V_{DD} + 5.4$	V
Charge pump under voltage Hysteresis	$\Delta V_{CPL}$	CPV		0.25	0.50	1.00	V
Output driver on resistance	$R_{ONH}$	OUT1	$V_{IN1} = V_{IH}$ , $V_{STBY} = V_{IH}$ , $I_{OUT1} = -5\text{mA}$	-	16	40	$\Omega$
	$R_{ONL1}$	OUT1	$V_{IN1} = V_{IL}$ , $V_{STBY} = V_{IH}$ , $I_{OUT1} = +5\text{mA}$	-	630	800	
	$R_{ONL2}$	OUT2	$V_{IN2} = V_{IH}$ , $V_{STBY} = V_{IH}$ , $I_{OUT2} = +0.1\text{A}$	-	5	13	

(Continued on next page)

(Continued from previous page)

Characteristics	Symbol	Pin	Test Condition	Min	Typ.	Max	Unit
Switching time	$t_{ON}$	IN1, OUT1	Refer to test circuit 1, $T_j=25^\circ\text{C}$	-	0.1	0.5	ms
	$t_{OFF1}$			-	0.4	0.5	
	$t_{OFF2}$	IN2, OUT2	Refer to test circuit 2, $T_j=25^\circ\text{C}$	-	10	15	$\mu\text{s}$
Rapid off drive operation time	$t_{O2ON}$	IN2, OUT2	$T_j=25^\circ\text{C}$	50	100	200	$\mu\text{s}$
Output current in reverse connection	$I_{REV1}$	OUT1	Refer to test circuit 3 $V_{DD}=-4.5$ to $-18\text{V}$	-10	-	-	$\mu\text{A}$
	$I_{REV2}$	OUT2		-10	-	-	$\mu\text{A}$

Note1: Built in pull down resistance 100k $\Omega$ (typ.).

Note2: Typical value is  $V_{DD}=12\text{V}$  and  $T_j=25^\circ\text{C}$  condition.

## 11. Test Circuit

### 11.1. Test circuit 1




Figure 11.1 Switching time measurement circuit (1)

### 11.2. Test circuit 2





Figure 11.2 Switching time measurement circuit (2)

## 11.3. Test circuit 3



**Figure 11.3 Output current in reverse connection measurement circuit**

### 12. Characteristic curves

The below characteristics curves are presented for reference only and not guaranteed by production test, unless otherwise noted.




Figure 12.1  $I_{DD(1)} - T_j$




Figure 12.2  $I_{DD} - V_{DD}$




Figure 12.3  $I_{DD} - T_j$




Figure 12.4  $V_{IH}, V_{IL} - V_{DD}$




Figure 12.5  $V_{IH}, V_{IL} - T_j$




Figure 12.6  $V_{IH}, V_{IL} - V_{DD}$




Figure 12.7  $V_{IH}, V_{IL} - T_j$




Figure 12.8  $I_{IH} - V_{DD}$




Figure 12.9  $I_{IH} - T_j$




Figure 12.10  $I_{IH} - V_{DD}$




Figure 12.11  $I_{IH} - T_j$




Figure 12.12  $V_{OUT1} - V_{DD}$




Figure 12.13  $V_{OUT1} - T_j$




Figure 12.14  $V_{OCL} - T_j$




Figure 12.15  $V_{OL1} - V_{DD}$




Figure 12.16  $V_{OL1} - T_j$




Figure 12.17  $V_{OL2} - V_{DD}$




Figure 12.18  $V_{OL2} - T_j$




Figure 12.19  $I_{DIAGH} - V_{DD}$




Figure 12.20  $I_{DIAGH} - T_j$




Figure 12.21  $I_{DIAGL} - V_{DD}$




Figure 12.22  $I_{DIAGL} - T_j$




Figure 12.23  $f_{osc} - V_{DD}$




Figure 12.24  $f_{osc} - T_j$




Figure 12.25  $V_{CPL} - V_{DD}$




Figure 12.26  $V_{CPL} - T_j$




Figure 12.27  $\Delta V_{CPL} - V_{DD}$




Figure 12.28  $\Delta V_{CPL} - T_j$






Figure 12.29  $R_{ONH} - V_{DD}$




Figure 12.30  $R_{ONH} - T_j$




Figure 12.31  $R_{ONL1} - V_{DD}$




Figure 12.32  $R_{ONL1} - T_j$




Figure 12.33  $R_{ONL2} - V_{DD}$




Figure 12.34  $R_{ONL2} - T_j$




Figure 12.35  $t_{ON} - T_j$




Figure 12.36  $t_{OFF1} - T_j$




Figure 12.37  $t_{OFF2} - T_j$




Figure 12.38  $t_{O2ON} - T_j$




Figure 12.39  $I_{REV1}, I_{REV2} - V_{DD}$





Figure 12.40  $I_{REV1}, I_{REV2} - T_j$

## 13. Package Information

### 13.1. Package Dimensions


Unit: mm



Weight: 0.074 g (typ.)

Figure 13.1 Package Dimensions

### 13.2. Marking




○ The lower left marking is shown No. 1 terminal.

**Figure 13.2 Marking**

### 13.3. Land Pattern Dimensions for Reference only

Unit: mm




**Figure 13.3 Land Pattern Dimensions for Reference only**

## 14. IC Usage Considerations

### 14.1. Notes on Handling of ICs

- (1) The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment.
- (2) Immediately after power activation, by the constant of external elements, since a pulse may occur in a DIAG output signal, please do not use the DIAG output signal immediately after power activation for diagnosis of operation of a product.

## 15. Application Circuit Example



- U1: TPD7106F
- Q1,Q2,Q3,Q4: N channel power MOSFET/40V
- D1,D2: CRZ16
- R1: 1k $\Omega$
- R2: 10 $\Omega$
- R3: 10k $\Omega$
- R4: 200k $\Omega$
- C1: 10 $\mu$ F/50V
- C2,C3: 0.1 $\mu$ F/50V
- C4: 1 $\mu$ F/50V

**Figure 15.1 Application Circuit Example**

## RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- **PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE").** Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. **IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT.** For details, please contact your TOSHIBA sales representative or contact us via our website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- **ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.**
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. **TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.**