SiC MOSFET module
application note
Electrical characteristics
# Table of contents

1. Characteristics SiC MOSFET Module ................................................................. 4
   1.1. Scope ........................................................................................................ 4
   1.2. Part No. of SiC MOSFET Modules ............................................................ 4

2. Absolute Maximum Ratings ............................................................................ 4
   2.1. Drain-source voltage $V_{DSS}$ .................................................................. 5
   2.2. Gate-source voltage $V_{GSS}$ ................................................................... 5
   2.3. Drain current $I_D$, $I_{DP}$ ...................................................................... 6
   2.4. Drain power dissipation $P_D$ .................................................................. 6
   2.5. Source current $I_S$, $I_{SP}$ ..................................................................... 6
   2.6. Channel temperature $T_{ch}$ ................................................................... 6
   2.7. Storage temperature $T_{stg}$ .................................................................. 6
   2.8. Isolation voltage $V_{iso}$ ........................................................................ 6
   2.9. Isolation voltage (thermistor terminal-other terminal) $V_{iso}(therm)$ ........ 6
   2.10. Mounting torque TOR ........................................................................ 6

3. Thermal Resistance Characteristics ................................................................ 7
   3.1. Thermal resistance (channel-to-case) $R_{th(ch-c)}$ ................................... 7
   3.2. Thermal resistance (case to fin) $R_{th(c-f)}$ ............................................. 7

4. Static Electrical Characteristics ..................................................................... 8
   4.1. Gate-source leakage current $I_{GSS}$ ....................................................... 8
   4.2. Drain-source cut-off current $I_{DSS}$ ....................................................... 8
   4.3. Gate threshold voltage $V_{th}$ ................................................................. 9
   4.4. Drain-source on-voltage (sense) $V_{DS(on)sense}$ .................................... 9
   4.5. Drain-source on-voltage (terminal) $V_{DS(on)terminal}$ .......................... 10
   4.6. Source-drain on-voltage (sense) $V_{SD(on)sense}$ .................................... 10
   4.7. Source-drain on-voltage (terminal) $V_{SD(on)terminal}$ .......................... 10
   4.8. Source-drain off-voltage (sense) $V_{SD(off)sense}$ .................................. 11
   4.9. Source-drain off-voltage (terminal) $V_{SD(off)terminal}$ ........................ 11
   4.10. Capacitance Characteristics $C_{rss}$, $C_{oss}$, $C_{rss}$ .............................. 12
4.11. Gate Resistance $r_\text{g}$ ................................. 13

4.12. Gate Charge $Q_\text{g}$ ............................................. 13

5. Dynamic characteristics (switching characteristics) ........................................ 14

5.1. Switching time (turn-on delay time) $t_{\text{d(on)}}$ ............................................. 15

5.2. Switching time (rise time) $t_r$ ............................................. 15

5.3. Switching time (turn-on time) $t_{\text{on}}$ ............................................. 15

5.4. Switching time (turn-off delay time) $t_{\text{d(off)}}$ ............................................. 15

5.5. Switching time (fall time) $t_f$ ............................................. 15

5.6. Switching time (turn-off time) $t_{\text{off}}$ ............................................. 15

5.7. Turn-on switching loss $E_{\text{on}}$ .................................................. 16

5.8. Turn-off switching loss $E_{\text{off}}$ .................................................. 16

6. Dynamic Characteristics (reverse recovery characteristics) .................................. 17

6.1. Reverse recovery time, $t_r$ .................................................. 18

6.2. Reverse recovery loss $E_r$ .................................................. 18

7. Stray inductance $L_{\text{spn}}$ .......................................................................... 19

8. Current sensing inductance $L_{\text{scs}}$ .................................................................. 19

9. Thermistor ............................................................................................................. 20

10. Safe Operating Area ............................................................................................. 21

10.1. Reverse Bias Safe Operating Area (RBSOA) .................................................. 21

RESTRICTIONS ON PRODUCT USE ........................................................................ 22
1. Characteristics SiC MOSFET Module

1.1. Scope
The scope of this application note covers the following products.

Table 1.1.1 Product covered in this application note

<table>
<thead>
<tr>
<th>Part No.</th>
<th>Drain-source voltage rating ((V_{DSS}))</th>
<th>Drain current ((I_D))</th>
<th>Gate-source voltage rating ((V_{GSS}))</th>
<th>Recommended gate drive voltage ((+V_{GG}/-V_{GG}))</th>
</tr>
</thead>
<tbody>
<tr>
<td>MG600Q2YMS3</td>
<td>1200V</td>
<td>600A</td>
<td>+25V/-10V</td>
<td>+20V/-6V</td>
</tr>
<tr>
<td>MG400V2YMS3</td>
<td>1700V</td>
<td>400A</td>
<td>+25V/-10V</td>
<td>+20V/-6V</td>
</tr>
<tr>
<td>MG250YD2YMS3</td>
<td>2200V</td>
<td>250A</td>
<td>+25V/-10V</td>
<td>+20V/-6V</td>
</tr>
<tr>
<td>MG800FXF2YMS3</td>
<td>3300V</td>
<td>800A</td>
<td>+25V/-10V</td>
<td>+20V/-6V</td>
</tr>
</tbody>
</table>

1.2. Part No. of SiC MOSFET Modules
The part No. of SiC MOSFET module is composed of the contents shown in Fig. 1.2.1.

MG 600 Q 2 Y M S 3

(1) Symbol for modules
(2) Value of current rating in amperes
(3) Symbols representing Drain-source voltage \((V_{DSS})\) (Table 1.2.2)
(4) Number of SiC MOSFET in one module
(5) Symbols representing internal circuit (Table 1.2.3)
(6) Symbol for Nch MOSFET
(7) Symbol for SiC
(8) Sequence number

Fig. 1.2.1 Part No. of SiC MOSFET Module

Table 1.2.2 Symbols for Drain-Source Voltage \((V_{DSS})\)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Drain-Source Voltage ((V_{DSS}))</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q</td>
<td>1200V</td>
</tr>
<tr>
<td>V</td>
<td>1700V</td>
</tr>
<tr>
<td>YD</td>
<td>2200V</td>
</tr>
<tr>
<td>FXF</td>
<td>3300V</td>
</tr>
</tbody>
</table>

Table 1.2.3 Symbols representing internal circuit

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Internal circuit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Y</td>
<td>Dual (half-bridge)</td>
</tr>
</tbody>
</table>

2. Absolute Maximum Ratings
Absolute maximum ratings are specified for each item which must not be exceeded during operation even instantaneously.
The maximum allowable values of the current and the voltage that can be applied to SiC MOSFET are specified as the absolute maximum ratings. Recognizing the absolute maximum ratings in designing circuits is very important not only for the effective operation of SiC MOSFET but also for reliable operation that is sufficiently high for the target operating hours.
When designing a circuit, pay attention to fluctuations in the supply voltage, variations in the characteristics of electrical components, the stress higher than the absolute maximum ratings at the time of circuit adjustment, changes in ambient temperature, fluctuations in the input signal, etc.

However, even if the product is used within allowable operating limits (operating temperature, current, voltage, etc.), if the product is used continuously under high loads (high temperature, high current, high voltage, large temperature change, etc.), the reliability of the product may be significantly reduced. Therefore, in order to ensure reliability, we recommend an appropriate reliability design considering de-rating.

Absolute maximum ratings specified in the datasheet are explained by individual items.

Table 2.1 Absolute maximum ratings

<table>
<thead>
<tr>
<th>Item</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Drain-source voltage</td>
<td>( V_{DSS} )</td>
<td>The maximum voltage allowed between the drain and the source with the short-circuited gate and source</td>
</tr>
<tr>
<td>Gate-source voltage</td>
<td>( V_{GSS} )</td>
<td>The maximum voltage allowed between the gate and the source with the short-circuited drain and source</td>
</tr>
<tr>
<td>Drain current (DC)</td>
<td>( I_D )</td>
<td>The maximum allowable DC current from the drain to the source</td>
</tr>
<tr>
<td>Drain current (pulsed)</td>
<td>( I_{DP} )</td>
<td>The maximum allowable peak drain current for pulsed operation</td>
</tr>
<tr>
<td>Drain power dissipation</td>
<td>( P_D )</td>
<td>The maximum power that can be dissipated by the SiC MOSFET</td>
</tr>
<tr>
<td>Source current (DC)</td>
<td>( I_S )</td>
<td>The maximum allowable DC current from the source to the drain</td>
</tr>
<tr>
<td>Source current (pulsed)</td>
<td>( I_{SP} )</td>
<td>The maximum allowable peak source current for pulsed operation</td>
</tr>
<tr>
<td>Channel temperature</td>
<td>( T_{ch} )</td>
<td>The maximum allowable chip temperature while in operation</td>
</tr>
<tr>
<td>Storage temperature</td>
<td>( T_{stg} )</td>
<td>The temperature range in which a MOSFET can be stored without voltage applied</td>
</tr>
<tr>
<td>Isolation voltage</td>
<td>( V_{isol} )</td>
<td>The isolation voltage between the base plate and the internal circuit or terminals</td>
</tr>
<tr>
<td>Isolation voltage (thermistor terminal-other terminal)</td>
<td>( V_{isol(therm)} )</td>
<td>The maximum voltage at which a MOSFET can maintain isolation between one thermistor terminal and other terminals (non-thermistor)</td>
</tr>
<tr>
<td>Mounting torque</td>
<td>TOR</td>
<td>The maximum torque that can be applied when tightening a screw</td>
</tr>
</tbody>
</table>

2.1. Drain-source voltage \( V_{DSS} \)

\( V_{DSS} \) is the maximum drain-to-source voltage with the SiC MOSFET gate and source short-circuited. If a voltage exceeding the rating is applied, there is a risk of SiC MOSFET failure due to its entering the breakdown mode. Also, do not use the gate open from the source. The SiC MOSFET has a high input-impedance and may be destroyed if they fall into an on-state due to a voltage between the gate and the source caused by noise.

2.2. Gate-source voltage \( V_{GSS} \)

\( V_{GSS} \) is the maximum voltage allowed between the gate-to-source with the SiC MOSFET drain and source short-circuited. This rating is attributed to the withstand capacity of the gate oxide, but the value is determined in consideration of the practical voltage and reliability.

\( V_{GSS} \) rating of SiC MOSFET may differ for positive and negative. Refer to the datasheet of the products for the \( V_{GSS} \) value and make sure that gate to source voltage \( (V_{GS}) \) does not exceeded absolute maximum rating due to noises, etc.
2.3. Drain current $I_D$, $I_{DP}$

$I_D$ is the maximum continuous (DC) current that the SiC MOSFET can flow under the ideal heat dissipation condition in the direction of the drain to the source (forward). Whereas the pulsed current that the SiC MOSFET can flow forward-direction is specified as $I_{DP}$.

However, the maximum current values in the forward direction are limited by the heat dissipation condition. The maximum allowable current values are specified so that the channel temperature will not exceed the absolute maximum rating $T_{ch}$.

2.4. Drain power dissipation $P_D$

$P_D$ is the maximum power that the MOSFET can dissipate continuously under the specified thermal conditions.

The allowable power dissipation varies with the conditions under which the MOSFET is used. Use the SiC MOSFET under the condition that the channel temperature does not exceed $T_{ch}$.

2.5. Source current $I_S$, $I_{SP}$

As with the drain current, the maximum continuous (DC) current that the SiC MOSFET can flow under the ideal heat dissipation condition in the direction of the source to the drain (reverse) is specified as $I_S$. Whereas the pulsed current that the SiC MOSFET can flow reverse direction is specified as $I_{SP}$. The maximum allowable current values are specified so that the channel temperature will not exceed the absolute maximum rating $T_{ch}$.

2.6. Channel temperature $T_{ch}$

$T_{ch}$ is the allowable maximum temperature of the channel of the SiC MOSFET.

2.7. Storage temperature $T_{stg}$

$T_{stg}$ is the temperature range in which a SiC MOSFET module can be stored without voltage applied.

2.8. Isolation voltage $V_{isol}$

$V_{isol}$ is the isolation voltage between the base plate and the internal circuit or terminals.

2.9. Isolation voltage (thermistor terminal-other terminal) $V_{isol}(therm)$

$V_{isol}(therm)$ is applicable to MG600Q2YMS3 and MG400V2YMS3. This is the isolation voltage between one of the thermistor terminals (terminal 1 and 2) and other terminals (P,N,AC,4,5,7,11 and 12).

2.10. Mounting torque TOR

TOR is the maximum allowable torque for mounting the SiC MOSFET module. Tightening below the recommended torque described in the datasheet may cause loosening during use.

Unbalanced screwing or tightening above the TOR may cause damage to the SiC MOSFET module.
3. Thermal Resistance Characteristics

Thermal resistance is the ability of a material to resist the flow of thermal energy.

The power consumed by the SiC MOSFET chips is converted into heat, which is transferred to the heatsink through the case. An increase in power dissipation ($P_w$) causes a further increase in the SiC MOSFET temperature ($\Delta T$).

$\Delta T$ can be calculated as $\Delta T = R_{th} \times P_w$. Here, $R_{th}$ is a constant defining a relationship between $\Delta T$ and $P_w$. This constant is called thermal resistance.

Table 3.1 Thermal resistance characteristics

<table>
<thead>
<tr>
<th>Item</th>
<th>Symbol</th>
<th>Unit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Thermal resistance (channel-to-case)</td>
<td>$R_{th(ch-c)}$</td>
<td>K/W</td>
<td>Thermal resistance from the channel to the case.</td>
</tr>
<tr>
<td>Thermal resistance (case-to-fin)</td>
<td>$R_{th(c-f)}$</td>
<td>K/W</td>
<td>Thermal resistance from the case to the fin (heatsink).</td>
</tr>
</tbody>
</table>

3.1. Thermal resistance (channel-to-case) $R_{th(ch-c)}$

$R_{th(ch-c)}$ is the thermal resistance between the channel and the case when they are at thermal equilibrium. The temperature difference $\Delta T_{(ch-c)}$ can be expressed by the equation (3.1.1) using $R_{th(ch-c)}$ and $P_w$. Note that $R_{th(ch-c)}$ is the value per SiC MOSFET (Denoted as “The value per half a module” in the datasheet).

$$\Delta T_{(ch-c)} = R_{th(ch-c)} \times P_w$$  \hspace{1cm} \cdots (3.1.1)

Transient thermal resistance $r_{th(ch-c)}$ is the thermal resistance between the channel and the case when they are at thermal equilibrium. $r_{th(ch-c)}$ is the function of time when the SiC MOSFET module is affected by thermal capacitance. Figure 3.1.2 shows an example of the $r_{th(ch-c)}$ versus time $t$.

![Fig. 3.1.2 An example of $r_{th(ch-c)}$-t characteristics](image)

3.2. Thermal resistance (case to fin) $R_{th(c-f)}$

$R_{th(c-f)}$ is the thermal resistance from the case to the fin. The temperature difference $\Delta T_{(c-f)}$ can be expressed by the equation (3.2.1) using $R_{th(c-f)}$ and $P_w$. Note that $R_{th(c-f)}$ is the value per module whereas $R_{th(ch-c)}$ is the value for per SiC MOSFET. (Denoted as “The value per module.” in the datasheet).

$$\Delta T_{(c-f)} = R_{th(c-f)} \times P_w$$  \hspace{1cm} \cdots (3.2.1)
4. Static Electrical Characteristics

Static electrical characteristics specified in the datasheet are explained by individual items.

Table 4.1 Static characteristics

<table>
<thead>
<tr>
<th>Item</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gate-source leakage current</td>
<td>I_{GSS}</td>
<td>The leakage current when the specified voltage is applied between the gate and the source with the drain and the source are short-circuited.</td>
</tr>
<tr>
<td>Drain-source cut-off current</td>
<td>I_{DSS}</td>
<td>The leakage current when the specified voltage is applied between the drain and the source with the gate and the source are short-circuited.</td>
</tr>
<tr>
<td>Gate threshold voltage</td>
<td>V_{th}</td>
<td>The gate-voltage when a specified current described in the datasheet flows from the drain to the source.</td>
</tr>
<tr>
<td>Drain-source on-voltage (sense)</td>
<td>V_{DS(on)sense}</td>
<td>The voltage between the drain sense terminal and the source sense terminal, when the SiC MOSFET is on and the specified current described in the datasheet flows from the drain to the source.</td>
</tr>
<tr>
<td>Drain-source on-voltage (terminal)</td>
<td>V_{DS(on)terminal}</td>
<td>The voltage between the drain main terminal and the source main terminal, when the SiC MOSFET is on and the specified current described in the datasheet flows from the drain to the source.</td>
</tr>
<tr>
<td>Source-drain on-voltage (sense)</td>
<td>V_{SD(on)sense}</td>
<td>The voltage between the source sense terminal and the drain sense terminal, when the SiC MOSFET is on and the specified current described in the datasheet flows from the source to the drain.</td>
</tr>
<tr>
<td>Source-drain on-voltage (terminal)</td>
<td>V_{SD(on)terminal}</td>
<td>The voltage between the source main terminal and the drain main terminal, when the SiC MOSFET is on and the specified current described in the datasheet flows from the source to the drain.</td>
</tr>
<tr>
<td>Source-drain off-voltage (sense)</td>
<td>V_{SD(off)sense}</td>
<td>The voltage between the source sense terminal and the drain sense terminal, when the SiC MOSFET is off and the specified current described in the datasheet flows from the source to the drain.</td>
</tr>
<tr>
<td>Source-drain off-voltage (terminal)</td>
<td>V_{SD(off)terminal}</td>
<td>The voltage between the source main terminal and the drain main terminal, when the SiC MOSFET is off and the specified current described in the datasheet flows from the source to the drain.</td>
</tr>
<tr>
<td>Input capacitance</td>
<td>C_{iss}</td>
<td>The capacitance of the gate of the SiC MOSFET. It affects switching speed of the SiC MOSFET.</td>
</tr>
<tr>
<td>Internal gate resistance</td>
<td>r_{ig}</td>
<td>The internal gate resistance of the SiC MOSFET module.</td>
</tr>
</tbody>
</table>

4.1. Gate-source leakage current $I_{GSS}$

$I_{GSS}$ is the leakage current when a specified voltage is applied between the gate and the source with the drain and the source are short-circuited.

$I_{GSS}$ may differ for positive and negative depending on the direction of the applied voltage.

4.2. Drain-source cut-off current $I_{DSS}$

$I_{DSS}$ is the leakage current when a specified voltage is applied between the drain and the source with the gate and the source are short-circuited.
4.3. Gate threshold voltage $V_{\text{th}}$

$V_{\text{th}}$ is the gate-voltage when a specified current flows between the drain and the source. $V_{\text{th}}$ has negative temperature coefficient, which makes it easier to turn on with lower voltages in high temperature environment. It is necessary to check for malfunctions due to noise or misfiring for the whole temperature range of when the SiC MOSFET is used.

4.4. Drain-source on-voltage (sense) $V_{\text{DS(on)sense}}$

$V_{\text{DS(on)sense}}$ is the voltage between the drain sense terminal and the source sense terminal when the SiC MOSFET is on and the specified current described in the datasheet flows from the drain to the source.

$V_{\text{DS(on)sense}}$ is gate-voltage dependent. If positive-bias gate-voltage $+V_{GS}$ becomes low, $V_{DS}$ increases and heat generation increases, resulting in SiC MOSFET breakdown.

Use $+V_{GS}$ with $+15$V or higher.

![Graph of Gate-voltage dependency on $I_D-V_{\text{DS(on)sense}}$ characteristics](image1)

![Graph of $I_D-V_{\text{DS(on)sense}}$ characteristics](image2)

**Fig. 4.4.1 An example of $I_D-V_{\text{DS(on)sense}}$ characteristics**

**Fig. 4.4.2 An example of gate-voltage dependency on $I_D-V_{\text{DS(on)sense}}$ characteristics**
4.5. Drain-source on-voltage (terminal) $V_{DS(on)\text{terminal}}$

$V_{DS(on)\text{terminal}}$ is the voltage between the drain main terminal and the source main terminal, when the SiC MOSFET is on and the specified current described in the datasheet flows from the drain to the source.

4.6. Source-drain on-voltage (sense) $V_{SD(on)sense}$

$V_{SD(on)sense}$ is the voltage between the source sense terminal and the drain sense terminal, when the SiC MOSFET is on and the specified current described in the datasheet flows from the source to the drain.

![Graph showing source-drain voltage characteristics](image)

Fig. 4.6.1 An example of $I_S$-$V_{SD(on)sense}$ characteristics ($V_{GS}$: positive bias)

4.7. Source-drain on-voltage (terminal) $V_{SD(on)\text{terminal}}$

$V_{SD(on)\text{terminal}}$ is the voltage between the source main terminal and the drain main terminal, when the SiC MOSFET is on and the specified current described in the datasheet flows from the source to the drain.
4.8. Source-drain off-voltage (sense) $V_{SD\text{(off)sense}}$

$V_{SD\text{(off)sense}}$ is the voltage between the source sense terminal and the drain sense terminal, when the SiC MOSFET is off and the specified current described in the datasheet flows from the source to the drain.

![Graph](image)

Fig. 4.8.1 An example of $I_s$-$V_{SD\text{(off)sense}}$ characteristics ($V_{GS}$: negative bias)

4.9. Source-drain off-voltage (terminal) $V_{SD\text{(off)terminal}}$

$V_{SD\text{(off)terminal}}$ is the voltage between the source main terminal and the drain main terminal, when the SiC MOSFET is off and the specified current described in the datasheet flows from the source to the drain.
4.10. Capacitance Characteristics $C_{iss}$, $C_{oss}$, $C_{rss}$

The gate of the SiC MOSFET is insulated by a thin silicon oxide film. Therefore, the SiC MOSFET has capacitances between the gate-drain, the gate-source and the drain-source terminals as shown in figure 4.10.1.

The gate-drain capacitance $C_{gd}$ and the gate-source capacitance $C_{gs}$ are determined by the structure of the gate electrode, while the drain-source capacitance $C_{ds}$ is determined by the capacitance of the p-n junction. For the SiC MOSFET, the input capacitance ($C_{iss} = C_{gd} + C_{gs}$), the output capacitance ($C_{oss} = C_{ds} + C_{gd}$) and the reverse transfer capacitance ($C_{rss} = C_{gd}$) are important characteristics.

Figure 4.10.2 shows the dependency of $C_{iss}$, $C_{rss}$ and $C_{oss}$ on drain-source voltage $V_{DS}$.

Switching characteristics of the SiC MOSFET are affected by the input capacitance $C_{iss}$ and the output impedance of the gate drive circuit.

The gate current flows to charge the input capacitance during switching, the lower the output impedance of the gate drive circuit, the larger the gate current and the faster the switching speed.

![Capacitance equivalent circuit](image)

Fig. 4.10.1 Capacitance equivalent circuit

![C - $V_{DS}$ characteristics](image)

Fig. 4.10.2 An example of $C$ - $V_{DS}$ characteristics
4.11. Gate Resistance $r_{ig}$

$r_{ig}$ is the gate resistance inside the SiC MOSFET module.

The value of the internal gate resistance $r_{ig}$ is used when designing the gate drive circuit. For more information, see SiC MOSFET Module Application Note Gate drive 2. Gate drive circuit

4.12. Gate Charge $Q_g$

$Q_g$ is the amount of the charge stored in the gate capacitance while the gate voltage changes. $Q_{gtotal}$ is the stored charge in the gate of the SiC MOSFET from $-V_{GG}$ to $+V_{GG}$, and it can be read from the figure 4.12.1. Refer to the datasheet of the products for the $V_{GS}$-$Q_g$ characteristic curve. The gate charge $Q_{gtotal}$ is used when designing the gate drive circuit. For more information, see SiC MOSFET Module Application Note Gate drive Chapter 2.

![Diagram of $Q_{gtotal}$](image-url)
5. Dynamic characteristics (switching characteristics)

Dynamic electrical characteristics of the MOSFET (switching) specified in the datasheet are explained by individual items.

<table>
<thead>
<tr>
<th>Item</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Switching time (turn-on delay time)</td>
<td>$t_{d(on)}$</td>
<td>The time from when the voltage between the gate and the source reaches 10% of the set voltage at turn-on until the drain current rises to 10% of the set current.</td>
</tr>
<tr>
<td>Switching time (rise time)</td>
<td>$t_r$</td>
<td>The time from when the drain current reaches at 10% of the set current until it rises to 90% of the set current during turn-on.</td>
</tr>
<tr>
<td>Switching time (turn-on time)</td>
<td>$t_{on}$</td>
<td>The time from when the voltage between the gate and the source reaches 10% of the set voltage at turn-on until the drain current rises to 90% of the set current. $t_{on}$ is the sum of $t_{d(on)}$ and $t_r$.</td>
</tr>
<tr>
<td>Switching time (turn-off delay time)</td>
<td>$t_{d(off)}$</td>
<td>The time from when the voltage between the gate and the source reaches 90% of the set voltage at turn-off until the drain current falls to 90% of the set current.</td>
</tr>
<tr>
<td>Switching time (fall time)</td>
<td>$t_f$</td>
<td>The time from when the drain current reaches at 90% of the set current until it falls to 10% of the set current during turn-off.</td>
</tr>
<tr>
<td>Switching time (turn-off time)</td>
<td>$t_{off}$</td>
<td>The time from when the voltage between the gate and the source reaches 90% of the set voltage at turn-off until the drain current falls to 10% of the set current. $t_{off}$ is the sum of $t_{d(off)}$ and $t_f$.</td>
</tr>
<tr>
<td>Turn-on switching loss</td>
<td>$E_{on}$</td>
<td>The energy loss during the period when the voltage between the gate and the source reaches 10% of the set voltage at turn-on and the voltage between the drain and the source drops to 2% of the set value.</td>
</tr>
<tr>
<td>Turn-off switching loss</td>
<td>$E_{off}$</td>
<td>The energy loss during the period when the voltage between the gate and the source reaches 90% of the set voltage at turn-off and the drain current falls to 2% of the set value.</td>
</tr>
</tbody>
</table>

Figure 5.2 shows the switching time measurement circuit and the definition of the waveform.

![Figure 5.2 Inductive Load Switching Test Circuit (Low side Switching)](image-url)
**5.1. Switching time (turn-on delay time) \( t_{d(on)} \)**

\( t_{d(on)} \) is the time from when the voltage between the gate and the source reaches 10% of the set voltage at turn-on until the drain current rises to 10% of the set current. It is strongly affected by the gate resistor \( R_{G(on)} \) and becomes longer as \( R_{G(on)} \) increases.

**5.2. Switching time (rise time) \( t_r \)**

\( t_r \) is the time from when the drain current reaches at 10% of the set current until it rises to 90% of the set current during turn-on. It is strongly affected by the gate resistor \( R_{G(on)} \) and becomes longer as \( R_{G(on)} \) increases.

**5.3. Switching time (turn-on time) \( t_{on} \)**

\( t_{on} \) is the time from when the voltage between the gate and the source reaches 10% of the set voltage at turn-on until the drain current rises to 90% of the set current. \( t_{on} \) is the sum of \( t_{d(on)} \) and \( t_r \).

**5.4. Switching time (turn-off delay time) \( t_{d(off)} \)**

\( t_{d(off)} \) is the time from when the voltage between the gate and source reaches 90% of the set voltage at turn-off until the drain current falls to 90% of the set current. It is strongly affected by the gate resistor \( R_{G(off)} \) and becomes longer as \( R_{G(off)} \) increases.

**5.5. Switching time (fall time) \( t_f \)**

\( t_f \) is the time from when the drain current reaches at 90% of the set current until it falls to 10% of the set current during turn-off. It is strongly affected by the gate resistor \( R_{G(off)} \) and becomes longer as \( R_{G(off)} \) increases.

**5.6. Switching time (turn-off time) \( t_{off} \)**

\( t_{off} \) is the time from when the voltage between the gate and the source reaches 90% of the set voltage at turn-off until the drain current falls to 10% of the set current. \( t_{off} \) is the sum of \( t_{d(off)} \) and \( t_f \).
5.7. Turn-on switching loss $E_{on}$

$E_{on}$ is the temperature dependent energy loss during the period when the voltage between the gate and the source reaches 10% of the set voltage at turn-on and the voltage between the drain and the source drops to 2% of the set value.

$E_{on}$ is strongly affected by the gate resistor $R_{G(on)}$. $E_{on}$ increases as $R_{G(on)}$ increases.

![Fig. 5.7.1 An example of $E_{on}$-$R_{G(on)}$ characteristics](image)

$E_{on}$ increases as turn-on drain current $I_D$ increases.

![Fig. 5.7.2 An example of $E_{on}$-$I_D$ characteristics](image)

5.8. Turn-off switching loss $E_{off}$

$E_{off}$ is the temperature dependent energy loss during the period voltage between the gate and the source reaches 90% of the set voltage at turn-on and the drain current falls to 2% of the set value.

$E_{off}$ is strongly affected by the gate resistor $R_{G(off)}$. $E_{off}$ increases as $R_{G(off)}$ increases.

![Fig. 5.8.1 An example of $E_{off}$-$R_{G(off)}$ characteristics](image)
E\text{off} increases as turn-off drain current I\text{D} increases.

![Graph showing turn-off switching loss vs. drain current]

Fig. 5.8.2 An example of E_{off}-I_{D} characteristics

6. Dynamic Characteristics (reverse recovery characteristics)

Dynamic electrical characteristics of the diode (reverse recovery) specified in the datasheet are explained by individual items.

<table>
<thead>
<tr>
<th>Item</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reverse recovery time</td>
<td>t_{rr}</td>
<td>The time from when the current starts to flow from the drain to the source direction until it reaches zero in the process of reverse recovery.</td>
</tr>
<tr>
<td>Reverse recovery loss</td>
<td>E_{rr}</td>
<td>The energy loss during the current flows in the direction from the drain to the source until it reaches zero in the process of reverse recovery.</td>
</tr>
</tbody>
</table>

Table 6.1 Dynamic characteristics (reverse recovery characteristics)

Figure 6.2 shows the reverse recovery measurement circuit and the definition of the waveform.

![Diagram of reverse recovery measurement circuit]

a) Inductive Load Reverse Recovery Test Circuit (Low side Switching)
b) Recovery Timing Chart

Fig. 6.2 Definition of reverse recovery measurement circuit, and reverse recovery waveform and reverse recovery items

6.1. Reverse recovery time, $t_{rr}$

$t_{rr}$ is the time from the start of the current flow to the direction from the drain to the source until it reaches zero in the reverse-recovery process.

6.2. Reverse recovery loss $E_{rr}$

$E_{rr}$ is temperature-dependent energy loss during the current flows in the direction from the drain to the source until it reaches zero in the process of reverse recovery.

$E_{rr}$ is strongly affected by $R_{G(on)}$ of the drive-side SiC MOSFET.

Fig. 6.2.1 An example of $E_{rr}$ - drive side $R_{G(on)}$ characteristics
The reverse recovery loss $E_r$ is affected by the source-current $I_s$.

![Graph showing the relationship between reverse recovery loss ($E_r$) and source current ($I_s$).](image)

**Fig. 6.2.2 An example of $E_r$-$I_s$ characteristics**

### 7. Stray inductance $L_{sPN}$

<table>
<thead>
<tr>
<th>Item</th>
<th>Symbol</th>
<th>Unit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Stray inductance</td>
<td>$L_{sPN}$</td>
<td>nH</td>
<td>The value of package inductance between P and N terminals.</td>
</tr>
</tbody>
</table>

$L_{sPN}$ is the package stray inductance measured between P and N terminals. If the $L_{sPN}$ is large, the peak voltage at turn-off increases, and if the voltage exceeds the area described in "10.1 Reverse Bias Safe Operating Area", there is a risk of the SiC MOSFET module malfunction.

### 8. Current sensing inductance $L_{sCS}$

$L_{sCS}$ is applicable to MG800FXF2YMS3 only.

<table>
<thead>
<tr>
<th>Item</th>
<th>Symbol</th>
<th>Unit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Current sensing inductance</td>
<td>$L_{sCS}$</td>
<td>nH</td>
<td>The value of package inductance between terminal 1 and terminal 8.</td>
</tr>
</tbody>
</table>

$L_{sCS}$ can be used to measure transient changes in the current through the SiC MOSFET of the lower arm. The $dI_D/dt$ of the current $I_D$ of the lower arm device can be expressed by the equation (8.2) using the voltage $V_{LS}$ at both ends of the current sense terminals (between terminal 1 and terminal 8).

$$V_{LS} = -L_{sCS} \frac{dI_D}{dt} \cdots(8.2)$$
9. Thermistor

Table 9.1 Thermistor characteristics

<table>
<thead>
<tr>
<th>Item</th>
<th>Symbol</th>
<th>Unit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rated NTC resistance</td>
<td>R</td>
<td>Ω</td>
<td>The resistance between thermistor terminals at the specified temperature</td>
</tr>
<tr>
<td>NTC B value</td>
<td>B</td>
<td>K</td>
<td>The coefficient of the formula which shows the relationship between resistance and temperature of an NTC thermistor.</td>
</tr>
</tbody>
</table>

The temperature of the module can be monitored by the thermistor. Absolute temperature of the thermistor $T$ can be expressed by the equation (9.2) where thermistor resistance value $R(T)$ is calculated using the NTC B-value and thermistor rated resistance $R_{25}$ as described in the datasheet.

$$R(T) = R_{25} \exp \left( \frac{1}{T} - \frac{1}{298} \right) \cdots (9.2)$$

Since the thermistor is mounted at a distance from the SiC MOSFET chips and the thermistor itself has a heat capacity, it is not suitable for measuring transient temperature behavior such as short-circuit detection in which the temperature rises in a short time.

Use the thermistor within the maximum ratings. The thermistor has a maximum rated voltage of 7.1V, a maximum rated current of 5mA (recommended current of 100μA), a maximum rated power of 10mW, and an operating temperature range of -40°C to 150°C.

Figure 9.3 shows an example of the circuit and output voltage and current for a thermistor.

Fig. 9.3 An example of the circuit and output voltage and current for a thermistor
10. Safe Operating Area

The safe operating area of SiC MOSFET modules is defined as the reverse bias safe operating area in the same form as Si IGBTs, taking into account the replacement application of Si IGBTs.

10.1. Reverse Bias Safe Operating Area (RBSOA)

The reverse-bias safe operating area shows the current and voltage areas where SiC MOSFET can be safely turned off. During the process of turning SiC MOSFET from on-state to off-state, a surge-voltage is generated to SiC MOSFET due to the inductance of the circuit. It is necessary to design the circuit so that the turn-off current and surge voltage is within the reverse bias safe operating area during turn-off. (e.g., reducing the inductance of the circuit, adding a surge absorption circuit, or relaxing the turn-off speed).

![Diagram showing reverse bias safe operation area](image)

Fig. 10.1.1 An example of reverse bias safe operation area
RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as “TOSHIBA”. Hardware, software and systems described in this document are collectively referred to as “Product”.

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA’s written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product’s quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the “TOSHIBA Semiconductor Reliability Handbook” and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS’ PRODUCT DESIGN OR APPLICATIONS.

- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAVAGANLY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT (“UNINTENDED USE”). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative or contact us via our website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products. Product and related software or technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

Toshiba Electronic Devices & Storage Corporation

https://toshiba.semicon-storage.com/

© 2022 - 2023
Toshiba Electronic Devices & Storage Corporation

22
Rev.1.0.1 2023-09-04