
TOSHIBA



Semiconductor Company

Preface

Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Points of Note and Restrictions". Especially, take care below cautions.

CAUTION

How to release the HALT mode

Usually, interrupts can release all halts status. However, the interrupts = (NMI, INTO), which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of X1) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

Document Change Notification

The purpose of this notification is to inform customers about the launch of the Pb-free version of the device. The introduction of a Pb-free replacement affects the datasheet. Please understand that this notification is intended as a substitute for a revision of the datasheet.

Changes to the datasheet may include the following, though not all of them may apply to this particular device.

- 1. Part number
 - Example: TMPxxxxxF \rightarrow TMPxxxxxFG

All references to the previous part number were left unchanged in body text. The new part number is indicated on the prelims pages (cover page and this notification).

2. Package code and package dimensions

Example: LQFP100-P-1414-0.50C → LQFP100-P-1414-0.50F

All references to the previous package code and package dimensions were left unchanged in body text. The new ones are indicated on the prelims pages.

3. Addition of notes on lead solderability

Now that the device is Pb-free, notes on lead solderability have been added.

4. RESTRICTIONS ON PRODUCT USE

The previous (obsolete) provision might be left unchanged on page 1 of body text. A new replacement is included on the next page,

5. Publication date of the datasheet

The publication date at the lower right corner of the prelims pages applies to the new device.

1. Part number

Previous Part Number (in Body Text)	New Part Number
TMP95CS66F	TMP95CS66FG

2. Package code and dimensions

Previous Package Code (in Body Text)	New Package Code
P-LQFP100-1414-0.50F	LQFP100-P-1414-0.50F

*: For the dimensions of the new package, see the attached Package Dimensions diagram.

3. Addition of notes on lead solderability

The following solderability test is conducted on the new device.

Solderability of lead free products

Test Parameter	Test Condition	Note
Solderability	Use of Sn-37Pb solder Bath Solder bath temperature = 230°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux Use of Sn-3.0Ag-0.5Cu solder bath Solder bath temperature = 245°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux (use of lead free)	Pass: Solderability rate until forming ≥ 95%

4. RESTRICTIONS ON PRODUCT USE

The following replaces the "RESTRICTIONS ON PRODUCT USE" on page 1 of body text.

RESTRICTIONS ON PRODUCT USE

• The information contained herein is subject to change without notice.

 TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or tailure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS compatibility. Please use these products in this document in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses occurring as a result of noncompliance with applicable laws and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

5. Publication date of the datasheet


The publication date of this datasheet is printed at the lower right corner of this notification.

20070701-EN

(Annex)

Package Dimensions

LQFP100-P-1414-0.50F



CMOS 16-Bit Microcontrollers

TMP95CS66F

1. Outline and Features

TMP95CS66 is a high-speed 16-bit microcontroller designed for the control of various mid- to largescale equipment. This device is TNP95CS64 function cut. Otherwise, all the functions of the products are the same.

 $TMP95CS66\ comes$ in a 100-pin flat package.

Listed below are the features.

- (1) High-speed 16-bit CPU (900/H CPU)
 - Instruction mnemonics are upward-compatible with TLCS-90/900
 - 16 Mbytes of linear address space
 - General-purpose registers and register banks
 - 16-bit multiplication and division instructions; bit transfer and arithmetic instructions
 - Micro DMA: Four-channels (640 ns / 2 bytes at 25 MHz)
- (2) Minimum instruction execution time: 160 ns (at 25 MHz)
- (3) Built-in RAM: 2 Kbytes Built-in ROM: 64 Kbyte
- (4) External memory expansion
 - Expandable up to 16 Mbytes (shared program/data area)
 - External data bus width select pin (AM8/16)
 - Can simultaneously support 8/16-bit width external data bus … Dynamic data bus sizing
- (5) 8-bit timers: 8 channels
 - With event counter function: 2 channels
- (6) 16-bit timer/event counter: 2 channels
- (7) General-purpose serial interface: 1 channels
- (8) Watchdog timer
- (9) Chip select/wait controller: 4 blocks

The information contained herein is subject to change without notice.

⁰⁰⁰⁷⁰⁷EBP1

[•] For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

[•] The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.

[•] The products described in this document are subject to the foreign exchange and foreign trade laws.

[•] The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

- (10) Interrupts: 45 interrupts
 - 9 CPU interrupts: Software interrupt instruction and illegal instruction
 - 21 internal interrupts:
 - 10 external interrupts: Seven selectable priority levels
- (11) Input/output ports: 81 pins
- (12) Standby mode • Four HALT modes: RUN, IDLE2, IDLE1, STOP
- (13) Operating voltage • $V_{CC} = 4.5 - 5.5 V$
- (14) Package: P-LQFP100-1414-0.50F
- (15) Differences between TMP95CS64F and TMP95CS66

	TMP95CS64F	TMP95CS66F
10-bit A/D converter	8 channels	
8-bit D/A converter	8 channels	$\langle \rangle$
Operating voltage	$V_{CC} = 4.5 V \text{ to } 5.5 V (@f=8 \text{ to } 25 \text{ MHz})$ $V_{CC} = 2.7 V \text{ to } 3.3 V (@f=4 \text{ to } 10 \text{ MHz})$	$V_{CC} = 4.5 V \text{ to } 5.5 V$ (@ f = 8 to 25 MHz)





Figure 1 TMP95CS66 Block Diagram

2. Pin Assignment and Pin Functions

This section shows the TMP95CS66F pin assignment, and the names and an outline of the functions of the input/output pins.

2.1 Pin Assignment Diagram

Figure 2.1 is a pin assignment diagram for TMP95CS66F.



2.2 Pin Names and Functions

Table 2.2 shows the names and functions of the input/output pins.

Pin Name	Number of Pins	Input/Output	Function
P00 to P07	8	Input/output	Port 0: I/O port. Input or output specifiable in units of bits
/ D0 to D7		Input/output	Data: Data bus 0 to 7
P10 to P17	8	Input/output	Port 1: I/O port. Input or output specifiable in units of bits
/ D8 to D15		Input/output	Data: Data bus 8 to 15
P20 to P27	8	Input/output	Port 2: I/O port. Input or output specifiable in units of bits
/ A16 to A23		Output	Address: Address bus 16 to 23
P30 to P37	8	Input/output	Port 3: I/O port. Input or output specifiable in units of bits
/ A8 to A15		Output	Address: Address bus 8 to 15
P40 to P47	8	Input/output	Port 4: I/O port. Input or output specifiable in units of bits
/ A0 to A7		Output	Address: Address bus 0 to 7
P50	1	Output	Port 50: Output-only port
/ RD		Output	Read: Outputs strobe signal to read external memory (setting P5 $<$ P50 $> = 0$ and P5FC $<$ P50F $> = 1$ outputs strobe signal at all read timings)
P51	1	Output	Port 51: Output-only port.
/ WR		Output	Write: Outputs strobe signal to write data on pins D0 to D7
P52	1	Input/output	Port 52: I/O port (with built-in pull-up resistor)
/ HWR		Output	Upper write: Outputs strobe signal to write data on pins D8 to D15
P53	1	Input/output	Port 53: I/O port (with built-in pull-up resistor)
/ BUSRQ		Input	Bus request; Input pin to request external bus release
P54	1//	Input/output	Port \$4: I/O port (with built-in pull-up resistor)
/ BUSAK		Output	Bus acknowledge: Output pin to acknowledge that CPU received
			BUSRQ and released external bus.
P55	\sim	Input/output	Port 55: I/O port (with built-in pull up resistor)
/ WAIT		/ Input	Wait: Bus wait request pin for CPU (Effective when 1 + N WAIT mode,
(or 0 + NWAIT mode. Set using chip select/wait control register.)
P56	()	Input/output	Port 56: I/O port (with built-in pull-up resistor)
/INTO			Interrupt request pin 0: Interrupt request pin with programmable level/rising edge.
P57	1	Input/output	Port 57: I/O port (with built-in pull-up resistor)

Table 2.2	Pin Names and Functions (1/3)
10010 2.2	Third and a directions (1/3)

Pin Name	Number of Pins	Input/Output	Function
P60	1	Output	Port 60: Output-only port
/ <u>CS0</u>		Output	Chip select 0: Outputs 0 if address is within specified address range
P61	1	Output	Port 61: Output-only port
/ <u>CS1</u>		Output	Chip select 1: Outputs 0 if address is within specified address range
P62	1	Output	Port 62: Output-only port
/ <u>CS2</u>		Output	Chip select 2: Outputs 0 if address is within specified address range
P63	1	Output	Port 63: Output-only port
/ CS3		Output	Chip select 3: Outputs 0 if address is within specified address range
P70	1	Input/output	Port 70: I/O port
/ TIO		Input	Timer input 0: Input pin for timer 0
/INT1		Input	Interrupt request pin 1: Rising-edge interrupt request pin 🤳
P71	1	Input/output	Port 71: I/O port.
/TO1		Output	Timer output 1. Output pin for timer 0 or 1
P72	1	Input/output	Port 72: I/O port
/ TO3		Output	Timer output 3: Output pin for timer 2 or 3
/ INT2		Input	Interrupt request pin 2. Rising-edge interrupt request pin 🤳
P73	1	Input/output	Port 73: I/O port
/ TI4		Input	Timer input 4: Input pin for timer 4
/INT3		Input	Interrupt request pin 3: Rising-edge interrupt request pin 🥑
P74	1	Input/output	Port 74: I/O port
/ TO5		Output	Timer output 5: Output pin for timer 4 or 5
P75	1	Input/output	Port 75: I/O port
/ TO7		Output	Timer output 7: Output pin for timer 6 or 7
/INT4		Input	Interrupt request pin 4: Rising-edge interrupt request pin 🤳
P80	1	Input/output	Port 80: I/O port (with built-in pull-up resistor)
P81	1	Input/output	Port 81: I/O port (with built-in pull-up resistor)
P82		Input/output	Port 82: 1/O port (with built-in pull-up resistor)
P83	1	Input/output	Port 83: I/O port (with built-in pull-up resistor)
/TxD1 ((Output	Serial transmission data 1
P84		Input/output	Port 84: I/O port (with built-in pull-up resistor)
/RxD1	5	Input	Serial receive data 1
P85	1	Input/output	Port 85: I/O port (with built-in pull-up resistor)
/SCLK1		Input/output	Serial clock input/output 1
/ CTS1		Input	Serial data ready to send 1 (Clear-to-send)
P86	1	Input/output	Port 86: I/O port (with built-in pull-up resistor)
P87	1	Input/output	Port 87: I/O port (with built-in pull-up resistor)

Table 2.2 Pin Names and Functions (2/3)

Pin Name	Number of Pins	Input/Output	Function
P90	1	Input/output	Port 90: I/O port
/ TI8		Input	Timer input 8: Input pin for timer 8
/ INT5		Input	Interrupt request pin 5: Interrupt request pin with programmable
			rising/falling edge
P91	1	Input/output	Port 91: I/O port
/ TI 9		Input	Timer input 9: Input pin for timer 8
/ INT6		Input	Interrupt request pin 6: Rising edge interrupt request pin 🥑
P92	1	Input/output	Port 92: I/O port
/ TO8		Output	Timer output 8: Output pin for timer 8
P93	1	Input/output	Port 93: I/O port
/ TO9		Output	Timer output 9: Output pin for timer 8
P94	1	Input/output	Port 94: I/O port
/TIA		Input	Timer input A: Input pin for timer 9
/ INT7		Input	Interrupt request pin 7: Interrupt request pin with programmable
			rising/fatting edge
P95	1	Input/output	Port 95: I/O port
/ TIB		Input	Timer input B: Input pin for timer 9
/INT8		Input	Interrupt request pin 8: Rising edge interrupt request pin 🥑
P96	1	Input/output	Port 96: I/O port
/TOA		Output	Timer output A: Output pin for timer 9
/ TOB		Output	Timer output B: Output pin for timer 9
PA0 to PA2	3	Input	Port A0 to A2: Input-only port
PA3	1//	Input	Port A3: Input-only port
PA4 to PA7	4	Input	Port A4 to A7: Input-only port
NMI	1	Input	Non-maskable interrupt request pin: Interrupt request pin with
		\sim	programmable falling edge or both falling and rising edge
		4	
CLK		Output	Clock output: Outputs external clock divided by 4.
\sim ((\square	\langle	Pulled up during reset.
EA		Input	External access: Connect to VCC.
AM8/16	1	Input	Address mode: External data bus width select pin
			Connect this pin to VCC. Data bus width at external access can be
\sim		\searrow	set by chip select/wait control register.
X1/X2	2	Input/output	Oscillator connecting pin
VCC	5		Collector supply pin: Connect all VCC pins to power supply
VSS	5		GND pin: Connect all VSS pins to GND (0 V)

Table 2.2 Pin Names and Functions (3/3)

Note: Disconnect the pull-up resistors from pins other than $\overline{\text{RESET}}$ pin by software.

3. **Electrical Characteristics**

3.1 **Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit
Power Supply Voltage	V cc	-0.5 to +6.5	V
Input Voltage	V IN	- 0.5 to Vcc + 0.5	V
Output current (total)	ΣI_{OL}	+120	mA
Output current (total)	Σloh	- 120	mA
Power Dissipation (Ta = + 70°C)	Ρ _D	600	mW
Soldering Temperature (10 s)	T _{SOLDER}	+ 260	°C
Storage Temperature	T _{STG}	-65 to +150	°C
Operating Temperature	T _{OPR}	-20 to +70	°C

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

3.2 **DC Electrical Characteristics**

(1) Vcc = +5 V ± 10%, Ta = -20 to +70°C (fc = 8 to 25 MHz)

···· ··· ···· ···· ·····	_	(Typical v	alues are for Ta =	= + 25°C, VCC = -	+ 5 V.)
Parameter	Symbol	Test Condition	Min	Max	Unit
Input Low Voltage (D0 to 15) Port 2 to A (except P56, P70, P72, P73, P75)			-0.3 -0.3	0.8 0.3 Vcc	V V
RESET, NMI, INTO to 4 EA, AM8/16 X1	V IL2 V IL3 V IL4		-0.3 -0.3 -0.3	0.25 Vcc 0.3 0.2 Vcc	V V V
Input High Voltage (D0 to 15) Port 2 to A (except P56, P70, P72, P73, P75)	ViH ViH1		2.2 0.7 Vcc	Vcc + 0.3 Vcc + 0.3	V V
RESET, NMI, INTO to 4 EA, AM8/16 X1	V IH2 V IH3 V IH4		0.75 Vcc Vcc – 0.3 0.8 Vcc	Vcc + 0.3 Vcc + 0.3 Vcc + 0.3	V V V
Output Low Voltage	Vol	I _{OL} = 1.6 mA		0.45	V
Output High Voltage	V он V он1 V он2	Ι _{ΟΗ} = - 400 μΑ Ι _{ΟΗ} = - 100 μΑ Ι _{ΟΗ} = - 20 μΑ	2.4 0.75 Vcc 0.9 Vcc		V V V
Darlington Drive Current (8 Output Pins max.)	IDAR	$V_{EXT} = 1.5 V$ R EXT = 1.1 k Ω	-1.0	- 3.5	mA
Input Leakage Current Output Leakage Current	1-11 1-10	0.0≦Vin≦Vcc 0.2≦Vin≦Vcc – 0.2	0.02 (Тур) 0.05 (Тур)	±5 ±10	μ Α μ Α
Operating Current (RUN) IDLE2 IDLE1 STOP (Ta = - 20 to + 70°C) STOP (Ta = 0 to + 50°C)		fc = 25 MHz $0.2 \le Vin \le Vcc - 0.2$ $0.2 \le Vin \le Vcc - 0.2$	40 (Typ) 30 (Typ) 3.5 (Typ) 0.5 (Typ)	50 40 10 50 10	mA mA μA μA
Power Down Voltage (@STOP, RAM Back up)	V STOP	V _{IL2} = 0.2 Vcc, V _{IH2} = 0.8 Vcc	2.0	6.0	V
Pull Up Registance	R _{RP}		45	160	kΩ
Pin Capacitance	C IO	fc = 1 MHz		10	pF
<u>Schmitt_Wi</u> dth RESET, NMI, INT0 to 4	V _{TH}		0.4	1.0 (Typ)	V

Note: IDAR guarantees up to eight pins from any output port.

3.3 AC Electrical Characteristics

(1) $Vcc = +5 V \pm 10\%$, Ta = -20 to + 70°C

1)	Vcc = +5 V ± 10%, Ta = -20 to +70°C				\langle	(fc :	= 8 MHz	to 25 l	MHz)
No.	o. Parameter		Formula		20 MHz		25 MHz		Unit
NO.	Farameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
1	Oscillation cycle (= x)	tosc	40	125	50		40		ns
2	Clock pulse width	t _{CLK}	2.0x – 40	\langle	60	()	40		ns
3	A0 to 23 valid \rightarrow Clock hold	t _{AK}	0.5x – 20		5	Ľ	0		ns
4	Clock valid \rightarrow A0 to 23 hold	t _{KA}	1.5x – 60		15		0		ns
5	A0 to 23 valid $\rightarrow \overline{RD}/\overline{WR}$ fall	t _{AC}	1.0x – 20		30		20		ns
6	$\overline{\text{RD}}/\overline{\text{WR}}$ rise \rightarrow A0 to 23 hold	t _{CA}	0.5x – 20	λ	5				ns
7	A0 to 23 valid \rightarrow D0 to 15 input	t _{AD}		3.5x-40		135	\sum	100	ns
8	$\overline{\text{RD}}$ fall \rightarrow D0 to 15 input	t _{RD}	((2.5x-45	~	80		55	ns
9	RD low pulse width	t _{RR}	2.5x – 40	\bigcirc	85	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	60		ns
10	$\overline{\text{RD}}$ rise \rightarrow D0 to 15 hold	t _{HR}	0		0	\sim	100		ns
11	WR low pulse width	tww	2.5x - 40	\sim	85		60		ns
12	D0 to 15 valid $\rightarrow \overline{WR}$ rise	t _{DW}	2.0x – 40		60	\mathcal{D}	40		ns
13	\overline{WR} rise \rightarrow D0 to 15 hold	twp	0.5x – 10	()	7/5		10		ns
14	A0 to 23 valid $\rightarrow \overline{\text{WAIT}}$ input $\begin{pmatrix} 1 & \text{WAIT} \\ + n & \text{mode} \end{pmatrix}$	taw		3.5x – 90	\mathcal{O}	85		50	ns
	A0 to 23 valid $\rightarrow \overline{\text{WAIT}}$ input $\begin{pmatrix} 0 + n \text{ WAIT} \\ \text{mode} \end{pmatrix}$	taw	>	1.5x – 40		35		20	ns
15	$\overline{\text{RD}}/\overline{\text{WR}}$ fall $\rightarrow \overline{\text{WAIT}}$ hold $\begin{pmatrix} 1 & \text{WAIT} \\ + n & \text{mode} \end{pmatrix}$	tow	2.5x + 0	$\langle \rangle$) 125		100		ns
	$\overline{\text{RD}}/\overline{\text{WR}} \text{ fall} \rightarrow \overline{\text{WAIT}} \text{ hold } (^{0+n}_{\text{mode}})$	tcw	0.5x + 0		25		20		ns
16	$\overline{\mathrm{WR}}$ rise \rightarrow PORT valid	t _{CP}	\land	200		200		200	ns
17	CS Low pulse width (PSRAM mode)	t _{CE}	3.0x – 40		110		80		ns
18	$\overline{\text{CS}}$ fall \rightarrow D0 to 15 input (PSRAM mode)	t _{CEA}		3.0x – 60		90		60	ns
19	Address setup time (PSRAM mode)	tpasc	0.5x-15		10		5		ns
20	CS precharge time (PSRAM mode)	tpp	1.0x – 10		40		30		ns

AC measuring conditions


• Output level: High 2.2 V/Low 0.8 V, CL = 50 pF

• Input level: High 2.4 V / Low 0.45 V (D0 to D15)


High 0.8 Vcc / Low 0.2 Vcc (except for D0 to D15)

TOSHIBA

(2) Read Cycle



(3) Write Cycle



3.4 Serial Channel Timing


- (1) I/O interface mode
 - ① SCLK input mode

Vcc = + 5 V ± 10%, Ta = - 20 to + 70°C (fc)=8 to 25 M							VIHz)	
Parameter	Sumbol	Form	10	VIHz	25 MHz		11	
Parameter	Symbol	Min	Max 🔨	Min	Max	Min	Max	Unit
SCLK cycle	t _{SCY}	16x		1.6)	0.64		μ S
Output Data \rightarrow SCLK rise/fall*	t _{OSS}	t _{SCY} /2 – 5x – 50	(250		70		ns
SCLK rise/fall* \rightarrow Output Data hold	t _{OHS}	5x – 100		400	2	100)	ns
SCLK rise/fall*→input data hold	t _{HSR}	0		P		0	\bigcirc	ns
SCLK rise/fall* \rightarrow valid data input	t _{SRD}		t _{SCY} – 5x – 100		1000	\sim	340	ns

*) SCLK rise/fall: In SCLK rising edge mode, SCLK rising edge timing, in SCLK falling edge mode, SCLK falling edge timing

② SCLK output mode

		Vcc =	+ 5 V ± 10%, Ta	= - 20	to + 70'	° C (fc =	8 to 25 l	MHz)
Parameter	For		ula	10 MHz		25 MHz		Unit
Faranteter	Symbol	Min	Max	Min	Max	Min	Max	Unit
SCLK cycle (programmable)	t _{SCY}	16x	8192x	1.6	819.2	0.64	327.6	μs
Output Data \rightarrow SCLK rising edge	t _{OSS}	t _{SCY} – 2x – 150		1250		410		ns
SCLK rising edge \rightarrow Output Data hold	tohs	2x - 80		120		0		ns
SCLK rising edge \rightarrow Input Data hold	t _{HSR})) o		0		0		ns
SCLK rising edge \rightarrow valid data input	t _{SRD}		t _{SCY} – 2x – 150		1250		410	ns
		~						



(2) UART Mode (SCLK1 External Input)

 $Vcc = +5 V \pm 10\%$, Ta = $-20 to + 70^{\circ}C$ (fc = 8 to 25 MHz)

Beremeter	Sumahal	Form	ula	10 Г	ИНz	25 P	٧Hz	linit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
SCLK cycle	t _{SCY}	4x + 20		420		180		ns
Low-level SCLK pulse width	t _{SCYL}	2x + 5		205		85		ns
High-level SCLK pulse width	t _{SCYH}	2x + 5		205		85		ns

ns

Event Counter (External Input Clocks: TI0, TI4, TI8, TI9, TIA, TIB) 3.5

		Calcu	lator	10 N	ЛНz	25 N	25 MHz		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	
External input clock cycle	t _{VCK}	8x + 100		900		420		ns	
External low-level input clock pulse width	t _{VCKL}	4x + 40		440	(77	200		ns	
External high-level input clock pulse width	t _{VCKH}	4x + 40		440		200		ns	

$Vcc = +5 V \pm 10\%$, Ta = 20 to + 70°C (fc = 8 to 25 MHz)

Interrupt Operation 3.6

INT5 to INT8 high-level pulse width

			Vcc	= + 5 V ± 10	0%, Ta = −2	20 to +70°C	(fc = 8 to 2!	5 MHz)
Parameter	Symbol	Calcu	lator	101	ЛНz	25 N	(Hz	Unit
Parameter	Symbol	Min	Max	Mìn	Max	(Min	Max	Unit
NMI, INT0 to 4 low-level pulse width	t _{INTAL}	4x	, ·	400	7	160	γ	ns
MMI, INT0 to 4 high-level pulse width	t _{INTAH}	4x	$\left \right\rangle$	400	7	160	/	ns
INT5 to INT8 low-level pulse width	t _{INTBL}	8x + 100	$\langle \rangle$	900		420		ns

900


8x + 100

t_{INTBH}

420

3.7 Bus Request/Bus Acknowledge Timing

		Vcc =	= +5V±10%,	Ta = ₇ 2	20 to + 7	′0°C (fc =	= 8 to 25	5 MHz)
Parameter	Symbol	Ca	alculator	10 MHz 25 MHz		ЛНz	Unit	
Falaneter	Symbol	Min	Max	Min	Max	Min	Max	Unit
BUSRQ setup time for CLK	t _{BRC}	120		120		120		ns
CLK→BUSAK fall	t _{CBAL}		2.0x + 120	(7/	320		200	ns
$CLK \rightarrow \overline{BUSAK}$ rise	t _{CBAH}		0.5x + 40		90		60	ns
Time from output buffer off until BUSAK falling edge	t _{ABA}	0	80	0	80	0	80	ns
Time from BUSAK rising edge until output buffer on	t _{BAA}	0	80	0	80	0	80	ns



- Note 1: When BUSRQ goes to low level to request bus release, if the current bus cycle is yet complete due to a wait, the bus is not released until the wait completes.
- Note 2: The dotted line indicates only that the output buffer is off, not that the signal is at middle level. Immediately after bus release, the signal level prior to the bus release is held dynamically by the external load capacitance. Therefore, designs should allow for the fact that when using an external resistor or similar to fix the signal level while the bus is released, after bus release a delay occurs before the signal goes to its fixed level (due to the CR time constant). The internal programmable pullup resistor continues to function in accordance with the internal signal level.

4. List of Special Function Registers (SFR)

The special function registers (SFR), which control the input/output ports and peripheral components, are allocated 160 bytes within the 000000H to 00009FH address range. The registers built into cannot be accessed from outside.

- (1) Input/output port
- (2) Input/output port control
- (3) Timer control
- (4) Serial channel control
- (5) Interrupt control
- (6) Watchdog timer control
- (7) Chip select/wait controller
- (8) D/A converter control
- (9) A/D converter control

<u>Table structure</u>

Symbol	Name	Address	7 6	1 0	$\left(\right)$
		<			→ bit Symbol
	*				→ Read / Write
			\mathcal{D}		\rightarrow Initial value at reset
					→ Remarks
			1 · · · (· · · · · · · · · · · · · · · · · · ·	1

(Supplement for symbols used in Table)

- 1 Read / Write /
 - R/W: Both readable and writable
 - R: Readable
 - W: Writable
 - *R/W: Read-modify-write (RMW) instructions are prohibited for controlling ON/OFF of the pullup resistors.
- 2 RMW prohibited
 - Cannot be read, modified, and written. (Cannot use the following instructions: EX, ADD, ADC, SUB, SBC, INC, DEC, AND, OR, XOR, STCF, RES, SET, CHG, TEST, RLC, RRC, RL, RR, SLA, SRA, SLL, SRL, RLD, RRD)

	Address	Register Name	Address	Register Name	Address	Register Name	Address	Register Name
- F	000000H	P0	30H	TREG8L	60H	(Reserved)	90H	BOCS
	1H	P1	1H	TREG8H	1H	(Reserved)	14	B1CS
	2H	POCR	2H	TREG9L	2H	(Reserved)	2H	B2CS
	3H	(Reserved)	3H	TREG9H	3H	(Reserved)	3H	B3CS
	4H	P1CR	4H	CAP1L	4H	(Reserved)	77_4H	MSAR0
	5H	P1FC	5H	CAP1H	5H	(Reserved)))5н	MAMR0
	6H	P2	6H	CAP2L		(Reserved)	6н	MSAR1
	7H	P3	7H	CAP2H		(Reserved)	7н	MAMR1
	8H	P2CR	8H	T8MOD	8H	(Reserved)	🖌 8н	MSAR2
	9Н	P2FC	9Н	T8FFCR	9Н	(Reserved)	9н	MAMR2
	AH	P3CR	АН	T89CR		SDMACR0	АН	MSAR3
	вн	P3FC	вн	T16RUN		SDMACR1	ВН	MAMR3
	СН	P4	СН)		SDMACR2		BEXCS
	DH		DH			SDMACR3		(Reserved)
		P4CR	EH	> (Reserved)	БН	WDMOD		(Reserved)
		P4FC	FH)		WDCR		(Reserved)
F		P5CR		TREGAL		INTEOAD	\sim	
		P5FC		TREGAH	_	INTE12	()	\sim
	2H					INTE34	$\leq \rangle$	
	3H			TREGBH		INTE56		
		(Reserved)		CAP3L	\sim	INTE78	\land	
		P6FC		САРЗН	\sim	INTET01))	
		P7CR		CAP4L		INTET23		
		P7FC		CAP4H		INTET45		
	8H			T9MOD		INTET67		
	9H			T9FFCR		INTET89		
		P8CR		(Reserved)		INTETAB		
		P8FC		(Reserved)		NTETOV		
		P9CR		(Reserved)		INTESO		
		P9FC		(Reserved)		INTES1		
		PA		(Reserved)		INTES2		
		(Reserved)	$\sqrt{2}$	(Reserved)		INTETC01		
Ŀ		T8RUN		SC1BUE	$// \wedge$	INTETC23		
		TRDC		SC1CR				
		TREGO	-	SC1MOD	2H			
		TREGI		BR1CR	211 3H			
		T01MOD		(Reserved)	4H			
	~	T02FFCR		(Reserved)	5H			
		TREG2		(Reserved)	6H			
		TREG3		(Reserved)	7H			
		T23MOD		ODE	8H	ll		
2	\wedge $()$	TREG4		IMC	оп 9Н	A (Reserved)		
		TREG5		DMA0V	эн АН			
_								
$\langle +$		T45MOD	/	DMA1V	BH			
		T46FFCR		DMA2V	СН			
		TREG6		DMA3V (Beconved)				
		TREG7		(Reserved)	EH			
L	FH	T67MOD	FH	(Reserved)	FH	1		

Table 5	List of TMP95CS64/265	Special Function	Register Addresses

(1) Input/Output Ports

	Name	Address	7	6	5	4	3	<2	1	0
			P07	P06	P05	P04	P03	P02	P01	P00
	Port 0					R	/W			
P0	Register	00H			Input mo	de (output la	tch register u	indefined)	75	
							th D7 to D0		/	
			P17	P16	P15	P14	R13 (P12	P11	P10
	Port 1					R	w 📝			
P1	Register	01H			Input mod	de (output lat	ch register cl	eared to 0)		
					•		h D15 to D8)2		
			P27	P26	P25	P24	P23	P22	P21	P20
	Port 2					R.	M			
P2	Register	06H			Input mod	de (output lat	ch register cl	eared to 0)	21	\bigtriangledown
					•	shared with	1 D23 to D16		$\overline{\langle }$	
			P37	P36	P35	: P34	E P33	P32 ((P31	P30
	Port 3				•	R	NV	$\mathcal{O}^{\mathcal{O}}$	~///)	
P3	Register	07H			Input mod	le (output lat	ch register cl	eared to 0)	90/	
						shared wit	h A15 to A8	R	\sum	
			P47	P46	: P45	: P44	P43	(P42)	P41	P40
	Port 4			_•		R	W			
P4	Register	0СН			Input mod	le (output lat	ch register cl	eared to 0)		
	lingister					<u> </u>	th A7 to A0			
	P5 Port 5 0DH Register	P57	P56	P55	· P54	÷ P53	P52	P51	P50	
							x/w			•
P5		0DH		6	Input mode (s	et to 1 / Pull-	((qú		Output only (se	et to 1) (Note)
Reg				Shared w	ithShared wit	hSh <u>ared wi</u> th	hShared with	Sha <u>red w</u> ith	Shar <u>ed with</u>	Shar <u>ed</u> wit
			<u> </u>			BUSAK	BUSRQ	HWR	WR DC1	RD
				$f \subset \mathcal{A}$		\rightarrow	P63	P62	P61	P60
P6	Port 6	12H		$\left(\left(\right) \right)$)				W	
	Register			\rightarrow		1031		Output mod		
				2			Shared with		Shared with	Shared wit
			(7)	<u></u>	4		Shar <u>ed with</u> CS3	CS2	Shar <u>ed w</u> ith CS1	Shar <u>ed wit</u> CS0
				\rightarrow	P75	P74				
	Port 7		$\mathbb{R}^{\mathbb{Z}}$		P75	P74	CS3 P73	CS2	CS1	CS0
P7		13н				Input mod	CS3 P73 R e (output lat	CS2 P72 /W ch register cl	CS1 P71 eared to 0)	CS0 P70
Ρ7	Port 7 Register	13H			Shared wit	Input mod	CS3 P73 R e (output lat nShared with	CS2 P72 /W ch register cl	CS1 P71 eared to 0)	CS0 P70
P7		134	P87	P86	Shared wit TO7/INT4	Input mod hShared with TO5	CS3 P73 R e (output lat nShared with TI4/INT3	CS2 P72 /W ch register cl Shared with TO3/INT2	CS1 P71 eared to 0) Shared with TO1	CS0 P70 Shared wit TI0/INT1
Р7	Register	13H	P87	P86	Shared wit	Input mod hShared with TO5 P84	CS3 P73 R e (output lat nShared with TI4/INT3 P83	CS2 P72 /W ch register cl	CS1 P71 eared to 0)	CS0 P70
P7 P8	Register Port 8	13H	P87	P86	Shared wit TO7/INT4 P85	Input mod hShared with TO5 P84 *R	C53 P73 R e (output lat nShared with TI4/INT3 P83 XW	CS2 P72 /W ch register cl Shared with TO3/INT2 P82	CS1 P71 eared to 0) Shared with TO1	CS0 P70 Shared wit TI0/INT1
	Register		P87	P86	Shared wit TO7/INT4 P85	Input mod hShared with TO5 P84	CS3 P73 R e (output lat Shared with TI4/INT3 P83 W t to 1/pulled	CS2 P72 W ch register cl Shared with TO3/INT2 P82 up)	CS1 P71 eared to 0) Shared with TO1	CS0 P70 Shared wit TI0/INT1
	Register Port 8		P87		Shared wit TO7/INT4 P85 In Shared wit SCLK 1/CTS	Input mod hShared with TO5 P84 *R put mode (se hShared with 1 RxD1	CS3 P73 R e (output lat nShared with Tl4/INT3 P83 W t to 1/pulled nShared with TxD1	CS2 P72 W ch register cl Shared with TO3/INT2 P82 up)	CS1 P71 eared to 0) Shared with TO1 P81	CS0 P70 Shared wit TI0/INT1 P80
	Register Port 8		P87	P86	Shared wit TO7/INT4 P85 In Shared wit	Input mod hShared with TO5 P84 *R put mode (se hShared with	CS3 P73 R e (output lat nShared with Tl4/INT3 P83 W t to 1/pulled nShared with TxD1 P93	CS2 P72 W ch register cl Shared with TO3/INT2 P82 up)	CS1 P71 eared to 0) Shared with TO1	CS0 P70 Shared wit TI0/INT1
P8	Register Port 8	18H	P87		Shared wit TO7/INT4 P85 In Shared wit SCLK1/CTS P95	Input mod hShared with P84 *R put mode (se hShared with 1: RxD1 P94	CS3 P73 R e (output lat nShared with Tl4/INT3 P83 W t to 1/pulled nShared with TxD1 P93 R/W	CS2 P72 W ch register cl Shared with TO3/INT2 P82 up) P92	CS1 P71 Shared to 0) Shared with TO1 P81 P81	CS0 P70 Shared wit TI0/INT1 P80
	Register Port 8 Register		P87	P96	Shared wit TO7/INT4 P85 In Shared wit SCLK1/CTS P95	Input mod hShared with P84 *R put mode (se hShared with RxD1 P94 ut mode (out	CS3 P73 R e (output lat nShared with Tl4/INT3 P83 VW t to 1/pulled nShared with TxD1 P93 R/W put latch reg	CS2 P72 W ch register cl Shared with TO3/INT2 P82 up) P92 ster cleared	CS1 P71 eared to 0) Shared with TO1 P81 P91 to 0)	CS0 P70 Shared wit TI0/INT1 P80 P90
P8	Register Port 8 Register Port 9	18H	P87	P96	Shared wit TO7/INT4 P85 In Shared wit SCLK1/CTS P95 Inpu ithShared wit	Input mod hShared with P84 *R put mode (se hShared with RxD1 P94 ut mode (out	CS3 P73 R e (output lat nShared with Tl4/INT3 P83 VW t to 1/pulled nShared with TxD1 P93 R/W put latch reg	CS2 P72 W ch register cl Shared with TO3/INT2 P82 up) P92 ister cleared Shared with	CS1 P71 eared to 0) Shared with TO1 P81 P91 to 0) Shared with	CS0 P70 Shared wit TI0/INT1 P80 P90
P8	Register Port 8 Register Port 9 Register	18H	P87	P96 Shared w	Shared wit TO7/INT4 P85 In Shared wit SCLK1/CTS P95 Inpu ithShared wit	Input mod hShared with TO5 P84 *R put mode (se hShared with RxD1 P94 ut mode (out) hShared with	CS3 P73 R e (output lat nShared with TI4/INT3 P83 W t to 1/pulled nShared with TxD1 P93 R/W put latch reg nShared with	CS2 P72 W ch register cl Shared with TO3/INT2 P82 up) P92 ster cleared	CS1 P71 eared to 0) Shared with TO1 P81 P91 to 0) Shared with	P70 Shared witi TI0/INT1 P80 P90 Shared witi
P8	Register Port 8 Register Port 9	18H		P96 Shared w TOA/TO	Shared wit TO7/INT4 P85 In Shared wit SCLK1/CTS P95 Inpu ithShared wit B TIB/INT8	Input mod hShared with TO5 P84 *R put mode (se hShared with 1: RxD1 P94 ut mode (out) hShared with TIA/INT7 PA4	CS3 P73 R e (output lat nShared with Tl4/INT3 P83 W t to 1/pulled nShared with TxD1 P93 R/W put latch reg nShared with TO9	CS2 P72 W ch register cl Shared with TO3/INT2 P82 up) P92 ister cleared Shared with TO8	CS1 P71 Shared to 0) Shared with TO1 P81 P91 to 0) Shared with TI9/INT6	CS0 P70 Shared witl TI0/INT1 P80 P90 Shared witl TI8/INT5

Note: When P5<P50> is cleared to 0 with P50 set as an RD pin, the P50 RD signal is still output even when the internal address area is accessed (for PSRAM).

(2) Input/Output Port Control (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Port 0		P07C	P06C	P05C	P04C	P03C	P02C	P01C	P00C
POCR	Control	02H					<u>w</u>		$\overline{)}$	
PUCK		(RMW	0	0	0	0	0	0	2) o	0
	Register	prohibited)				0: IN	1: OUT	$\overline{\Omega}$		
	Port 1		P17C	P16C	P15C	P14C	<u>:</u> P13C	P120	P11C	P10C
P1CR	Control	04H				-	<u>w >></u>	$\underline{\checkmark}$		
TTCK	Register	(RMW	0	0	0	0	0	0	0	0
	Register	prohibited)				0: IN		<u>))`</u>		<u> </u>
	Port 1		P17F	P16F	: P15F	P14F	. P13F	• P12F	<u>: P11E</u>	: P10F
P1FC	Function	05H	-		· .		<u>w</u>	· .	$-\lambda(-)$	
	Register	(RMW	0	0	0	0	0	0	0	0
	Register	prohibited)			0: PORT		D15 to D8 (P1		\langle	
	Port 2		P27C	P26C	P25C	P24C	<u>;)</u> P23C	P220	<u>)</u> P216	P20C
P2CR	Control	08H	-		: . /		Ŵ		34//	: .
	Register	(RMW	0	0	: 0		0			0
	negister	prohibited)				0: IN	1: OUT	(C_{a})	-	:
	Port 2		P27F	P26F	P25F	R24F	P23F	P22F)	P21F	P20F
P2FC	Function	09H	0			\sim	W C		: 0	: 0
	Register	(RMW	0	0		0	0 123 to A16 (P:		0	0
		prohibited)	P37C	P36C	0: PORT 935C		P33C	P32C	D21C	P30C
	Port 3	0АН	P37C	P30C	- 1350	· //	<u>: 7330</u> W	<u>- P32C</u>	P31C	: P30C
P3CR	Control	(RMW	0	0	0	0		0	0	0
	Register	prohibited)	0	: (C) -	<u>: 0</u> 0: IN	1: OUT	: 0	: 0	: 0
		prombited)	P37F	P36F	P35F		P33F	P32F	P31F	P30F
	Port 3	ОВН	13/1		: 1351	· ()	<u>: 1351</u> W	: 1321	: 1511	: 1501
P3FC	Function	(RMW	0		0	0		0	0	0
	Register	prohibited)	G		0: PORT		A15 to A8 (P3		. •	
			P47C	P46C	P45C	P44C	P43C	P42C	P41C	P40C
	Port 4	OEH	\sum)		<u>;</u>	W			
P4CR	Control	(RMW	250	0	< 0	:)) o	0	0	0	0
	Register	prohibited)			$\frac{2}{2}$	0: IN	1: OUT			
			P47F	P46F	P45F	P44F	P43F	P42F	P41F	P40F
	Port 4	0FH	\searrow				W			-
P4FC	Function	(RMW	0	0	0	0	0	0	0	0
	Register	prohibited)		~	0: PORT	1:	A7 to A0 (P4	CR = FFH)		
	David		P57C	P56C	P55C	P54C	P53C	P52C	\sim	\sim
	Port 5	10H	-	91		V				
P5CR	Control	(RMW	0	0	0	0	0	0		
	Register	prohibited)	$\geq (C$	\mathcal{I}	0: IN	1: OUT		<u> </u>		
	$ \rightarrow $	($\nabla \mathcal{L}$	\rightarrow	\sim	P54F	P53F	P52F	P51F	P50F
	Port 5	11H						W		
P5FC	Function		\sim //			0	0	0	0	0
	Register	(RMW	\sim			0: PORT	0: PORT	0: PORT	0: PORT	0: PORT
		prohibited)					1: BUSRQ		1: WR	1: RD

Input/Output Port Control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
							P63F	P62F	P61F	P60F
	Port 6								N D	
P6FC	Function	15H					0	0	/) o	0
	Register	(RMW					0: PORT	0: PORT	0: PORT	0: PORT
		prohibited)		-	<u> </u>		1. CS3	M; (CS2)	1: CS1	1: CS0
	Port 7				P75C	P74C	P73C	P72C	P71C	P70C
P7CR	Control	16H						N		
FICK		(RMW			0	0	0	<u>)) o </u>	0	0
	Register	prohibited)				. (0: IN	1: OUT		
					P75F	P74F		P72F	P71F	\sim
	Port 7				i	w		i (N)	<u> </u>
P7FC	Function	17H			0	07		0	$\langle 0 \rangle$	
	Register	(RMW			0: PORT	0: PORT))		0: PORT	
		prohibited)			1: TO7	1: 105		1:TQ3		
	Port 8		P87C	P86C	P85C	P84C	P83C	<u> </u>	P81C	P80C
P8CR	Control	1AH			: (· V	•	$(C \rightarrow)$:
	Register	(RMW	0	0	<u>: 0</u>	. 0	0	<u> </u>	0	0
	Register	prohibited)			:	0: IN	1: OUT		<u> </u>	~
					P85F	>	P83F	\leftrightarrow		\rightarrow
	Port 8				W		W	<u>-</u>		
P8FC	Function	1BH			0	-//-	0			
	Register	(51.014)		\square	0: PORT		0: PORT			
		(RMW			1: SCLK1		1: TxD1			
		prohibited)		P96C	/CTS1 P95C	D0.4C	P93C		D01C	DOOC
	Port 9	1СН		Pyol	: P95C		: 993C W	: P92C	P91C	P90C
P9CR	Control	(RMW			0	0	 	0	0	0
	Register	prohibited)			: 0		· •	<u>. v</u> OUT	: 0	: 0
	-	prohibited)	tosi	P96F			P93F	P92F	\sim	
				/ /				: 992F W		
	Port 9			0			0	0		
P9FC	Function	1DH	0: TOA	0: PORT	\mathcal{H}	9	0: PORT	0: PORT		
	Register	(RMW	1: TOA	1: TOA/			1: TO9	1: TO8		
		prohibited)		тов				. 100		

(3) Timer Control (1/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
Symbol	Nume	Address	, T7RUN	T6RUN	T5RUN	T4RUN	T3RUN	T2RUN	T1RUN	TORUN
									<u> </u>	
	8 bit Timer		0	0	0	0	0	10	DY 0	0
	Run		8-bit	8-bit	8-bit	8-bit	8-bit	8-bit	8-bit	8-bit
T8RUN	Control	20H	timer 7	timer 6	timer 5	timer 4	timer 3	timer 2	timer 1	timer 0
	Register		0: Stop and	0: Stop and	0: Stop and	0: Stop and	0: Stop and	0: Stop and	0: Stop and	0: Stop and
	_		clear	clear	clear	clear	clear	clear	clear	clear
			1: Count	1: Count	1: Count	1: Count	1: Count	1: Count	1: Count	1: Count
							TR6DE	TR4DE	TR2DE	TRODE
	Timer							R	Ŵ	
	Register					~		0		
TRDC	Double						TREG6	TREG4	TREG2	TREG0
	Buffer	21H					double	double	double	double
	Control						buffer	buffer	buffer	buffer
	Register						2 /	: <	0: Disable	0: Disable
		22H			:(1: Enable	1: Enable	<u>1: Enable</u>	1: Enable
TREG0	8 bit Timer	ZZH (RMW				V	-	$\overline{\mathcal{C}}$	\rightarrow	
IKEGU	Register 0	prohibited)			- 40	v Unde	-	(ba)	*	
		23H				Unde	Inea	\searrow		
TREG1	8 bit Timer	(RMW				v		7		
INEGI	Register 1	prohibited)			$ \rightarrow (\rightarrow) $	Unde		()		
		prombicedy	T01M1	T01M0	PWM01	PWM00		T1CLK0	T0CLK1	T0CLK0
						R/				
	8 bit Timer		0	0	0	0	0)	0	0	0
T01	0, 1		Timer 0, 1 o	pperating	PWM0 cycl	e selection	Timer 1/inp	out clock	Timer 0 ing	out clock
MOD	Mode		mode setti		00: Don'		selection		selection	
	Control		00:8b	it timer	01: 26 -		00: TO0	TRG	00: TIO i	nput
	Register		01:16 bi 10:8 b		10: 2 ⁷ – 1		01: φT1	-	01: φT1	
			11: 8b		11: 2 ⁸ –	$\langle \rangle \rangle$	10: φT16 11: φT25		10: φT4 11: φT1	5
			FF3C17	FF3C0	FF3IE 🤇	FF3IS	FF1C1	FF1C0	FF1IE	FF1IS
				v))	R/	Ŵ	\ \	Ň	F	Ŵ
	8 bit Timer	1		1	p ()		1	1	0	0
TOO	0, 2	25H	00: Inv	ert TFF3 🔇	TFF3	0: Inversion	00: Inve	rt TFF1	TFF1	0: Inversion
T02	Flip-Flop		01: Set		inversion	by timer	01: Set	TFF1	inversion	by timer
FFCR	Control			ar TFF3	control	2	10: Clea		control	0
	Register		11: Do	n't care	0: Disable	1: Inversion	11: Dor	i't care	0: Disable	1: Inversion
	~	\wedge			1: Enable	by timer			1: Enable	by timer
		<u> </u>			\sim	3				1
	8 bit Timer	26H		\wedge		-	-			
TREG2	Register 2	(RMW		AL		٧	v			
~	Register 2	prohibited)				Unde	fined			
	8 bit Timer	27Н	- (c	\sim		-	-			
TREG3	Register 3	(RMW	$\langle \rangle \langle \rangle$			٧	v			
< 2	Register 5	prohibited)	\bigcirc	\bigcirc		Unde	fined			
			723M1	T23M0	PWM21	PWM20	T3CLK1	T3CLK0	T2CLK1	T2CLK0
						R/	W			
	8 bit Timer			2						
	8 bit Timer		0	0	0	0	0	0	0	0
T23	2,3	<u>7</u> 2⊔	Timer 2, 3 d	operating	0 PWM2 cycl	0	0 Timer 3 inp		Timer 2 inp	
T23 MOD	2, 3 Mode	28H	Timer 2, 3 o mode setti	operating ng	PWM2 cycl 00: Don'	0 e selection t care	0 Timer 3 inp selection	out clock	Timer 2 inp selection	out clock
	2, 3 Mode Control	28H	Timer 2, 3 o mode setti 00: 8 b	operating ng it timer	PWM2 cycl 00: Don' 01: 2 ⁶ –	0 e selection t care 1	0 Timer 3 inp selection 00: TO2	out clock	Timer 2 inp selection 00: Don	out clock
	2, 3 Mode	28H	Timer 2, 3 o mode setti	operating ng it timer it timer	PWM2 cycl 00: Don'	0 e selection t care 1	0 Timer 3 inp selection	ut clock	Timer 2 inp selection	out clock

Timer Control (2/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	8 bit Timer	29H					-	\geq		
TREG4	Register4	(RMW					W			
	Regiscer+	prohibited)				Unc	lefined		<u>)</u> r	
	8 bit Timer	2AH					-			
TREG5	Register5	(RMW					W	-((// ^)-		
		prohibited)	T45M1	T45M0	PWM41	PWM40	lefined T5CLK	1 T5CLK0	T4CLK1	T4CLK0
			1451011	: 1451010	: FVVIVI41	•	r/W	T : TSELKU	: TACENT	: TACLKU
	8 bit Timer		0	0	0	0		D P O	0	0
T45 MOD	4, 5 Mode Control Register	2BH	Timer 4, 5 mode set 00: 8 01: 16 10: 8	operating		le selection I't care 1	Timer 5 selectio 00: T 01: ¢ 10: ¢	input clock n O4TRG T1	Timer 4 in selection 00: TI4 01: ¢T 10: ¢T 11: ¢T	input clock
			FF7C1	FF7C0	FF7IE	FFZIS	/FF5C	FF5C0	FF51E)	FF5IS
				W		2/W		w		R/W
	8 bit Timer		1	1	0	$\frac{1}{\sqrt{2}}$	1	$-\mathcal{C}^{1}$	0	0
T46	4, 6	2611		ivert TFF7 et TFF7	TFF7	0: Inversion		Invert TFF5 Set TFF5	TFF5	0: Linversion
FFCR	Flip-Flop Control	2CH		ear TFF7	inversion control	by timer 6	•	Clear TFF5	inversion control	by timer 4
	Register		11: D	on't care	0: Disable	1:		Don't care	0: Disable	
	, a giota				1: Enable	Inversion	$\langle \rangle$	(\bigcirc)	1: Enable	Inversion
					$\langle \langle \rangle \rangle$	by timer 7				by timer 5
	8 bit Timer	2DH					_)			
TREG6	Register6	(RMW					W /)		
	Registero	prohibited)))	Unc	lefined	·		
	8 bit Timer	2EH		$\overline{\mathcal{A}}$						
TREG7	Register7	(RMW		$\left(\left(\right) \right)$			W			
		prohibited)	T67M1	5 T67M0	PWM61	PWM60	lefined T7CLK	1 T7CLK0	T6CLK1	T6CLK0
							<u></u> R/W		TOCENT	TOCERO
	8 bit Timer		a	1) 0	0	50	0	0	0	0
Т67	6,7		Timer 6.7	operating		le selection	Timer 7	input clock	Timer 6 in	put clock
MOD	Mode Control	2FH	mode set	ting	. 00: Dor	ítcare	: selectio		selection	
	Register			bit timer bit timer	01:26=		00: T 01: ¢	O6TRG	00: Doi 01: ∉T	
	Register		10: 8	bit PPG	10: 27 -		10: φ		10: φ́Τ4	1
		~	11: 8	bit PWM		•	: 11: ¢	T256	11: ¢T	16
	16 bit	ЗОН					-			
TREG8L	Timer	(RMW)		-	~		W			
	Register8L			\neg		Unc	lefined			
TRECOL	16 bit Timer	31H		\rightarrow			-			
TREG8H	Register8H	(RMW	~ 6	\rightarrow	>		W			
	-		(\frown)	\rightarrow		Und	lefined			
TREG9L	16 bit Timer	32H (RMW		\subseteq						
INEUSL	Register9L	(RIVIVV prohibited)	$ \longrightarrow $			11/				
	16 bit	33H		\checkmark		Und	lefined			
TREG9H		33H (RMW					 W			
	Register9H					Line	vv lefined			
	- agister sit	promoted)				Und	lenneu			

Timer Control (3/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Capture						-			
CAP1L	Register1L	34H					R	$(\bigcirc$		
	Registerit					Unde	efined) M	
	Conturo						_	\sim	\mathcal{I}	
CAP1H	Capture	35H					R	$(1/ \wedge$		
	Register1H					Unde	efined	$\Sigma $		
	C						- >\			
CAP2L	Capture	36H					R			
	Register2L					Unde	efined) M		
	C						\sim		\frown	
CAP2H	Capture	37H				~	R			
	Register2H					Unde	fined		$\mathcal{A}(\mathcal{A})$	7
			CAP2T9	EQ9T9	CAP1IN		CAP12M0	CLE	T8CLK1	T8CLK0
			R/	W	w			. R/W	\sum	•
			0	0	1	Q	2/ 0	0	2/0	0
	16 bit		TEE9 inver	sion trigger	0:Software	Canture tir	nina	Timer 8 up-	Timer 8 inp	ut clock
	Timer 8		0: Trigger		capture	00: Disab		counter	selection	arciock
T8MOD	Mode	38H	1: Trigger		1:Don't	01: TI8 ↑		control	00: TI8	input
	Control		At loading	•	care	10:JI8 ↑	⁻ ⊺I8 ↓	0: Clear	01: øT1	
	Register		of up-	between		11: TFF1 '	TFF1	disabled		
			counter	up-counter	. 100	~		1: Clear at	11: φT1	6
			value to	and TREG9			\sim	match with		
			CAP2	ζ			/ /	TREG9		
			TFF9C1	TFF9C0	CAP2T8	CAP1T8	EQ9T8	EQ8T8	TFF8C1	TFF8C0
				v (C			M)			N
			1	: \\	:)) 0	0	0	0	1	1
	16 bit		00: Inver	t/TEF9	1)	TEF8 inver	sion trigger		00: Inver	+ TFF8
	Timer 8	39H	01: Set T			0: Trigge			01: Set T	
T8FFCR	Flip-Flop		10: Clear			1: Trigge			10: Clear	
	Control		11: Don'	t care	At loading	At loading		At match	11: Don'	t care
	Register		(\mathcal{O})	$\langle \wedge \rangle$	∃ofup- 📿	of up-	between	between		
			\wedge \vee))	counter value to	counter value to		up-counter		
			\sim	シー、	CAP2	CAP3		and TREG8		
		$\overline{\langle}$		\sim		71	<u> </u>	-	DBAEN	DB8EN
			R/W		\sim				R/W	
	Timer 8/9		0				1	0	0	0
T89CR	Control	3AH	Note:					Note:	TREGA	TREG8
TOSCK	~		Always					Always	double	double
	Register	× ×	fixed to 0.		\sim			fixed to 0.	buffer	buffer
		()		\square					0: Disable	•
	E	$\rightarrow \rightarrow$		41	TODUU	TODUUS	<u> </u>	<hr/>	1: Enable	1: Enable
\sim			PRRUN		T9RUN	T8RUN		\sim		
	16 bit	-)	R/W	$\rightarrow \rightarrow \rightarrow$		W				
	Timer		0 (0	0				
T16RUN		3BH	Prescaler 0: Stop		16-bit	16-bit				
	Control	2011	0: Stop and		timer 9 0: Stop	timer 8 0: Stop				
	Register		clear	>	and	and				
	register		1: Count	-	•	•				
			11. Count	:	: clear	: clear	:			

Timer Control (4/4)

ymbol	Name	Address	7	6		5	4	3	2	1	0
	16 bit	40H						_			
REGAL	Timer	(RMW						w			
F	RegisterAL	prohibited)					Und	efined)7	
	16 bit	41H						_	\sim	\mathcal{I}	
REGAHT	Timer	(RMW						w .	$\overline{\Omega}$		
	RegisterAH	•						efined	(//))		
	16 bit	42H									
REGBL		(RMW						w (
	RegisterBL	prohibited)						efined) 1		
	16 bit	43H					0110		9	\frown	
REGBH		(RMW					~	\sim			
	RegisterBH	-						efined		×11 /	7
		promotecay								\sim	
	Capture	44H					-(7)	R	6	\rightarrow	
67 (1 0 E F	Register3L							efined	\diamond (70	
								enneu		C///	
	Capture	45H						 R	\sim		
F	Register3H	4311				.((Und	efined	$\left(\begin{array}{c} \end{array} \right)$	\checkmark	
						-96			()		
	Capture	46H					$\overline{}$	R			
	Register4L	4011			- (\frown	Und	efined	$/ \wedge$		
					6	\leftarrow			$ \rightarrow $		
	Capture	47H		<	$\mathcal{A}(-$	\rightarrow		R			
F	Register4H				$\overline{}$	<u> </u>		efined			
			САР4ТВ	EQBTB	$\overline{\langle c}$	AP3IN		CAP34M0	CLE	T9CLK1	T9CLK0
			R/V		-))	W			R/W		
			0 :	0	Ð	1		: 0	: 0	0	: 0
	16 bit		TFFB inversi			oftware	Capture ti	ning	Timer 9 up-	Timer 8 inp	
	Timer 9		0: Trigger D			apture	00: Disal		counter	selection	
	Mode		1: Trigger E		•	Don't	01: TIA		control	•	A input
		48H	At loading At loading	At match	c	are 🤇	10: TIA		0:Clear	01: <i>φ</i> ⊺	
	Control		L \\/7 ·	between			TH TPF1	↑ TFF1 ↓	disabled	10: ø	
F	Register			up-counte	r	(\mathcal{O})	(\land)		1:Clear at	11: ¢	16
				and TREGE	· · · ·		\mathbb{D}		match		
			CAP4			$\langle \cdot \rangle$			with		
						$\overline{7}$			TREGB		
			TEFBC1	TFFBC0		AP4TA	CAP3TA	EQBTA	EQATA	TFFAC1	TFFAC0
	\sim	\square	w		$\langle \rangle$		F	/W		<u>۱</u>	N
1	16 bit	× ×	1	1		0	0	0	0	1	1
	Timer 9	()	00: Invert		1		TFFA inve	rsion trigger		00: Invei	rt TFFA
	Flip-Flop	49H	01: Set TFFB 0: Trigger Disable							01: Set T	
	Control		10: Clear T					er Enable		10: Clear	
	Register	\mathcal{I}	11: Don't	care		loading	Atloading	At match	At match	11: Don'	t care
F	Negister		$() \leq ($))	ofu		of up-	between	between		
$\langle \overline{+} \rangle$	$ \rightarrow $		$\langle \mathcal{N} \rangle \rangle$	\mathcal{I}				up-counter	up-counter		
			\sim		CA		CAP3		and TREGA		
					cou val	unter ue to	counter value to	up-counter	up-counter		

(4) Serial Channel Control

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Serial		RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
SC1BUF	Channel 1	50H	TB7	TB6	TB5	TB4	TB3	<u>7B2</u>	RB1	TBO
SCIDUF	Buffer	501				R (receive) /W (send)) 🖓	
	Register					Unde	efined	\sim)	
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
			R	R/	w	R (clea	red to 0 whe	n read)	F	R/W
				0	0	0	0		0	0
	Serial		Bit 8 of	Parity	Parity		1: Error		0: SCLK1	I/O
	Channel 1		receive	0: Odd	addition	Overrun	Parity	Framing		interface
SC1CR	Control	51H	data	1: Even	0: Disable			1		mode clock
	Register				1: Enable				1 SCLK1	0: Baud rate
	Register					\leq				generato
						\frown			\geq	r 1
							$\langle \wedge \rangle$	6	\mathcal{I}	1: SCLK1 pir
							<u>))</u>	\circ $($		input
			TB8	CTSE	RXE	WU	5 SM1	SMO	SC1/	SC0
							Ŵ			•
	Serial		Undefined	0	0	0	0	0	0	0
SC1-	Channel 1		Bit 8 of	Handshake	Receive	Wake-up	Serial trans	fer mode		clock selection
MOD	Mode	52H	send data	function	control	function	selection		00: TO2 tri	
MOD	Control			0:CTS	0: Disable	0:Disable	· []/	erface mode	01: Baud ra genera	
	Register			Disable	1: Enable	:Enable	01: 7-bit U		10: Interna	
				1:CTS			10: 8-bit U	ART mode	11:SCLK1	
				Enable	\sim		11: 9-bit U		(extern	al clock)
					BRICK1	BR1CK0	BR1\$3	BR1S2	BR1S1	BR1S0
			R/W				// R.	Ŵ		
	Baud Rate		0		2/0	0	0	0	0	0
	Generater		Note:			generator 1	Baud	rate generat	or 1 divisor	setting
BR1CR	1	53H	Always	())	input clock			0000: Divid	de by 16	
	Control		fixed to 0.		00: φT0			0001: Divid	de by 1 (no c	livision)
	Register		$\left(\alpha \right)$	\sim	01: φT2			to		
))	10: φT8			1111: Divid	de by 15	
		-/c			11: ¢T3	2 (256/fc)	<u> </u>		ODE1	
				\sim	$\langle \nabla \rangle$				R/W	
	Serial				\sim	<u> </u>			0	
0.05	Open	FOL	\searrow				-		P83	
ODE	Drain	58H	-						output	
	Enable	Κ.			\searrow				settings	
	Register 🗸	\sim	2	\wedge					0: CMOS	
		\sim		21					1: Open drain	
~	$\left(- \right)$:	:	:	:	urain	:
<	/ /	\mathcal{I}	. (-	$\sim \sim$						
			\bigcirc ((
$\langle $	$ \rightarrow $	7	(\bigcirc)	\bigcirc						
			75							
			\sim //							
	\sim			/						

(5) Interrupt Control (1/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	INT0/AD	7011		<u> </u>	<u> </u>		100		T0	. 10040
INTE-	Enable	70H					IOC	10M2	: I0M1	10M0
0AD	Register	(RMW					R/W Note)		W	
		prohibited)					0	0		0
	INT1/2			IN		• • • • • • • • • • • • • • • • • • • •				
INTE12	Enable	71H	12C	12M2	I2M1	I2M0	I1C		I1M1	I1M0
	Register	(RMW	R/W		W	•	R/W	\mathbb{N}	. W	•
		prohibited)	0	0	0	0	0		0	0
	INT3/4			IN				1.1.7	Т3	
INTE34	Enable	72H	14C	I4M2	I4M1	I4M0	130) 13M2	I3M1	I3M0
INTES-	Register	(RMW	R/W		W		R/W	-	W	
	Register	prohibited)	0	0	0	0 🗸	(0	0		0
				IN	Т6			IN	75.	7
	INT5/6	73H	16C	16M2	16M1	16M0	15C	15M2 🏒	(15M1	I5M0
INTE56	Enable	(RMW	R/W		w	((//	R/W	. (C	W	
	Register	prohibited)	0	0	0		// o	$\bigcirc 0$	2/0	0
		p		 IN [_]				·	174()/	
	INT7/8	74H	18C	18M2	18M1	18M0	17C	17M2	17M1	I7M0
INTE78	Enable	(RMW	R/W	101112	W		R/W		w	
	Register	prohibited)	0	0	0	0	0	()	0	0
		prombited)					0	1NTTO (: 0
	INTT0/1	7511	1710	INTT1 (t	ITIM1		ITOC	·/ /\	•	ІТОМО
INTET01	Enable	75H	IT1C	IT1M2		IT1M0	ITOC	TTOM2		IT0M0
	Register	(RMW	R/W		W		R/W		<u> </u>	
		prohibited)	0	0 <		0	0	0	0	0
	INTT2/3			INTT3 (t				· · ·	timer 2)	
INTET23	Enable	76H	IT3C	IT3M2	IT3M1	IT3M0	IT2¢	IT2M2	IT2M1	IT2M0
	Register	(RMW	R/W)) w		R/W		W	
	Register	prohibited)	0	0	0	0	0	0	0	
	INTT4/5		(INTT5 (t	imer 5)			INTT4 (timer 4)	
INTET45	Enable	77H	IT5C	IT5M2	IT5M1	HT5M0	IT4C	IT4M2	IT4M1	IT4M0
1111 6 1 4 5		(RMW	R/W	\sim	W	$\langle \langle \rangle$	R/W		W	
	Register	prohibited)	0(//	O	0 <	0	0	0	0	0
	INTEC 17		$\sum \sqrt{2}$	ノノ INTT7 (t	imer 7)	\sim		INTT6 (timer 6)	
	INTT6/7	78H)IT7C	IT7M2	IT7M1		IT6C	IT6M2	IT6M1	IT6M0
INTET67	Enable	(RMW	RAW	\langle	V VV))	R/W		W	
	Register	prohibited)	0	0	a	0	0	0	: 0	0
				INTTR9 (timer 8)	-		INTTR8	(timer 8)	
INTET89	INTTR8/9	79H	IT9C	IT9M2	IT9M1	IT9M0	IT8C	IT8M2	IT8M1	IT8M0
	Enable 🖯	RMW	R/W		W		R/W		W	
	Register		14.14		<u> </u>		1011	· · · · · · · · · · · · · · · · · · ·	0	0
		prohibitod	0	· · · ·	$\sim \sim \circ$	0		0		
		prohibited)	0		timor 0)	0	0		•	
NTETAD	INTTRA/B			INTTRB (timer 9)			INTTRA	(timer 9)	
NTETAB		ТАН	ITBC		timer 9) ITBM1	0 ITBM0	ITAC	•	(timer 9) ITAM1	ITAM0
NTETAB	INTTRA/B	7AH (RMW	ITBC R/W	INTTRB (ITBM2	timer 9) ITBM1 W	ITBM0	ITAC R/W	INTTRA ITAM2	(timer 9) ITAM1 W	ITAM0
NTETAB	INTTRA/B Enable	ТАН	ITBC	INTTRB (timer 9) ITBM1		ITAC	INTTRA	(timer 9) ITAM1	
	INTTRA/B Enable	7AH (RMW	ITBC R/W	INTTRB (ITBM2	timer 9) ITBM1 W	ITBM0	ITAC R/W	INTTRA ITAM2	(timer 9) ITAM1 W	ITAM0
	INTTRA/B Enable Register	7AH (RMW prohibited)	ITBC R/W 0	INTTRB (ITBM2	timer 9) ITBM1 W 0	0	ITAC R/W 0	INTTRA ITAM2 0	(timer 9) ITAM1 W 0	ITAM0 0
	INTTRA/B Enable Register	7AH (RMW prohibited) 2 IxxIV	ITBC R/W 0	INTTRB (ITBM2 0	timer 9) ITBM1 W 0 Fur	ITBM0	ITAC R/W 0	INTTRA ITAM2 0	(timer 9) ITAM1 W 0 te: In INT0 lo	ITAM0 0 evel mode,
	INTTRA/B Enable Register	ZAH (RMW prohibited) 2 IxxIV 0	ITBC R/W 0	INTTRB (ITBM2 0	timer 9) ITBM1 W 0 Fur Ies interrupt	ITBM0	ITAC R/W 0	INTTRA ITAM2 0	(timer 9) ITAM1 W 0 te: In INT0 lo the inter	ITAM0 0 evel mode, rupt
	INTTRA/B Enable Register	7AH (RMW prohibited) 2 IxxIV	ITBC R/W 0	INTTRB (ITBM2 0 10 Disabl Sets ir Sets ir	timer 9) ITBM1 W 0 Fur les interrupt nterrupt req	ITBM0	ITAC R/W 0	INTTRA ITAM2 0	te: In INT0 la the inter request 1	ITAM0 0 evel mode, rupt ilag cannot
	INTTRA/B Enable Register	ZAH (RMW prohibited) 2 lxxlV 0 0 1 1	ITBC R/W 0 11 IxxIV 1 0 1 0 1 0 1 0	INTTRB (ITBM2 0 Disabl Sets ir Sets ir Sets ir	timer 9) ITBM1 W 0 Fur les interrupt reterrupt req nterrupt req	ITBM0 0 oction (Write) request uest level to 2 uest level to 2 uest level to 3	ITAC R/W 0	INTTRA ITAM2 0	te: In INT0 lo the inter request 1 be cleare	ITAM0 0 evel mode, rupt ilag cannot ed by
NTETAB	INTTRA/B Enable Register	ZAH (RMW prohibited) 2 lxxlV 0 0 1 1 1 0	ITBC R/W 0 11 IxxIV 0 1 0 1 0 1 0 1 0	INTTRB (ITBM2 0 Disabl Sets ir Sets ir Sets ir Sets ir	timer 9) ITBM1 W 0 Fur les interrupt nterrupt req nterrupt req nterrupt req	ITBM0 0 oction (Write) request uest level to 2 uest level to 2 uest level to 2 uest level to 2	ITAC R/W 0	INTTRA ITAM2 0	te: In INT0 lo the inter request 1 be cleare	ITAM0 0 evel mode, rupt ilag cannot
	INTTRA/B Enable Register	ZAH (RMW prohibited) 2 xx/V 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0	ITBC R/W 0 11 11 1xxIV 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	INTTRB (ITBM2 0 Disabl Sets ir Sets ir Sets ir Sets ir Sets ir	timer 9) ITBM1 W 0 Fur les interrupt nterrupt req nterrupt req nterrupt req nterrupt req	ITBM0 0 oction (Write) request uest level to 2 uest level to 3 uest level to 4 uest level to 4 uest level to 4	ITAC R/W 0	INTTRA ITAM2 0	te: In INT0 lo the inter request 1 be cleare	ITAM0 0 evel mode, rupt ilag cannot ed by
NTETAB	INTTRA/B Enable Register	ZAH (RMW prohibited) 2 lxxlV 0 0 1 1 1 0	ITBC R/W 0 11 IxxIV 0 1 0 1 0 1 0 1 0	INTTRB (ITBM2 0 Disabl Sets ir Sets ir Sets ir Sets ir Sets ir Sets ir Sets ir	timer 9) ITBM1 W 0 Fur les interrupt nterrupt req nterrupt req nterrupt req nterrupt req nterrupt req	ITBM0 0 action (Write) request uest level to 2 uest level to 2 uest level to 2 uest level to 4 uest level to 4 uest level to 5 uest level to 4	ITAC R/W 0	INTTRA ITAM2 0	te: In INT0 lo the inter request 1 be cleare	ITAM0 0 evel mode, rupt ilag cannot
NTETAB	INTTRA/B Enable Register	ZAH (RMW prohibited) 2 xx/V 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0	ITBC R/W 0 11 11 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1	INTTRB (ITBM2 0 Disabl Sets ir Sets ir Sets ir Sets ir Sets ir Sets ir Disabl	timer 9) ITBM1 W 0 Fur les interrupt nterrupt req nterrupt req nterrupt req nterrupt req	ITBM0 0 crequest uest level to 2 uest level to 2 uest level to 2 uest level to 4 uest level to 4 uest level to 6 uest level to 6 uest level to 6	ITAC R/W 0	INTTRA ITAM2 0 IL No	te: In INT0 lo the inter request 1 be cleare	ITAM0 0 evel mode, rupt ilag cannot
NTETAB	INTTRA/B Enable Register	7AH (RMW prohibited) 2 lxxlV 0 0 1 1 0 0 1 1 0 0 1 1	ITBC R/W 0 11 11 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1	INTTRB (ITBM2 0 Disabl Sets ir Sets ir Sets ir Sets ir Sets ir Disabl Don (Read)	timer 9) ITBM1 W 0 Fur les interrupt req nterrupt req nterrupt req nterrupt req nterrupt req	ITBM0 0 oction (Write) request uest level to 2 uest level to 2 uest level to 4 uest level to 5 uest level to 6 uest level to 6 request Fu	ITAC R/W 0	e)	te: In INT0 lo the inter request 1 be cleare	ITAM0 0 evel mode, rupt ilag cannot ed by

Interrupt Control (2/3)

	Name	Address	7	6	5	4	3	2	1	0
Symbol			,		TO9	<u>,</u> т	l – Ť	· · · · · · · · · · · · · · · · · · ·	TTO8	· · ·
	INTTO8/9	7BH	ІТО9С	ITO9M2	ITO9M1	ITO9M0	ІТО8С	ITO8M2	ITO8M1	ITO8M0
INTEOV	Enable Register	(RMW	R/W		W		R/W) w Y(
	negister	prohibited)	0	0	0	0	0	0	0	0
	INTRX1/	7DH		INT	TX1		. ((7/\IN	TRX1	
	TX1		ITX1C	ITX1M2	ITX1M1	ITX1M0	RX1C	IRX1M2	IRX1M1	IRX1M0
INTES1	Enable	(RMW	R/W		W		R (Note)		W	
	Register	prohibited)	0	0	0	0	0	0	0	0
	INTTC0/1	7FH		INT	TC1)) in	ттс0	
INTETC	Enable		ITC1C	ITC1M2	ITC1M1	ITC1M0	TTC01C	ITCOM2	ITCOM1	тсомо
01	Register	(RMW	R/W		W	~	R/W	<u> </u>	W	
	Register	prohibited)	0	0	0	0	0	0	K O	0
	INTTC2/3	80H			тсз				TTC2	
INTETC	Enable		ІТСЗС	ITC3M2	ITC3M1	ITC3M0	ITC2C	ITC2M2	ITC2M1	ITC2M0
23	Register	(RMW	R/W		W		R/W		$\leq //w$	
	Register	prohibited)	0	0	: 0	0	0	0	G (0/	0
_								$\overline{\mathcal{A}}$	\rightarrow \frown	
					- 4((G)		
L	→ IxxM2					ction (Write)		No	e: <irx1c></irx1c>	
	0	0	0	Sotsi	oles interrupt	uest level to '		77.	only, an in	
	0 0		l o	Setsi	nterrupt req	uest level to 2		/ S}	request ca	
	ŏ	1	l ĭ	Sets i	nterrupt reg	uest level to 3			cleared by to these fla	writing 0
	1	Ó	Ó	Setsi	nterrupt req	uest level to 4	1		to these ha	ags.
	1	0	1	Sets in	nterrupt req	uest level to 5	5 //			
	1	1	1	Setsi	nterrupt req nterrupt req	uest level to 6				
	1 1 1			Setsi	nterrupt req nterrupt req bles interrupt	uest level to 6				
	1 1 → IxxC	1	0 1 Functi	Sets i Disab on (Read)	nterrupt req bles interrupt	uest level to 6 request Fu	nction (Writ			
	→ xxC 0	1 1 Indicat	0 1 Functi es no interru	Sets i Disab on (Read) opt request g	nterrupt req bles interrupt enerated	uest level to 6 request Fu Clears in	nction (Writ terrupt requ	iest flag		
	→ IxxC	1 1 Indicat	0 1 Functi es no interru	Sets i Disab on (Read)	nterrupt req bles interrupt enerated	uest level to 6 request Fu Clears in	nction (Writ	iest flag		
	→ xxC 0	1 1 Indicat	0 1 Functi es no interru	Sets i Disab on (Read) opt request g	nterrupt req bles interrupt enerated	uest level to 6 request Fu Clears in	nction (Writ terrupt requ	iest flag		
	→ xxC 0	1 1 Indicat	0 1 Functi es no interru	Sets i Disab on (Read) opt request g	nterrupt req bles interrupt enerated	uest level to 6 request Fu Clears in	nction (Writ terrupt requ	iest flag		
	→ xxC 0	1 1 Indicat	0 1 Functi es no interru	Sets i Disab on (Read) opt request g	nterrupt req bles interrupt enerated	uest level to 6 request Fu Clears in	nction (Writ terrupt requ	iest flag		
	→ xxC 0	1 1 Indicat	0 1 Functi es no interru	Sets i Disab on (Read) opt request g	nterrupt req bles interrupt enerated	uest level to 6 request Fu Clears in	nction (Writ terrupt requ	iest flag		
	→ xxC 0	1 1 Indicat	0 1 Functi es no interru	Sets i Disab on (Read) opt request g	nterrupt req bles interrupt enerated	uest level to 6 request Fu Clears in	nction (Writ terrupt requ	iest flag		
	→ xxC 0	1 1 Indicat	0 1 Functi es no interru	Sets i Disab on (Read) opt request g	nterrupt req bles interrupt enerated	uest level to 6 request Fu Clears in	nction (Writ terrupt requ	iest flag		
	→ xxC 0	1 1 Indicat	0 1 Functi es no interru	Sets i Disab on (Read) opt request g	nterrupt req bles interrupt enerated	uest level to 6 request Fu Clears in	nction (Writ terrupt requ	iest flag		
	→ xxC 0	1 1 Indicat	0 1 Functi es no interru	Sets i Disab on (Read) opt request g	nterrupt req bles interrupt enerated	uest level to 6 request Fu Clears in	nction (Writ terrupt requ	iest flag		
	→ xxC 0	1 1 Indicat	0 1 Functi es no interru	Sets i Disab on (Read) opt request g	nterrupt req bles interrupt enerated	uest level to 6 request Fu Clears in	nction (Writ terrupt requ	iest flag		
	→ xxC 0	1 1 Indicat	0 1 Functi es no interru	Sets i Disab on (Read) opt request g	nterrupt req bles interrupt enerated	uest level to 6 request Fu Clears in	nction (Writ terrupt requ	iest flag		
	→ xxC 0	1 1 Indicat	0 1 Functi es no interru	Sets i Disab on (Read) opt request g	nterrupt req bles interrupt enerated	uest level to 6 request Fu Clears in	nction (Writ terrupt requ	iest flag		
	→ xxC 0	1 1 Indicat	0 1 Functi es no interru	Sets i Disab on (Read) opt request g	nterrupt req bles interrupt enerated	uest level to 6 request Fu Clears in	nction (Writ terrupt requ	iest flag		
	→ xxC 0	1 1 Indicat	0 1 Functi es no interru	Sets i Disab on (Read) opt request g	nterrupt req bles interrupt enerated	uest level to 6 request Fu Clears in	nction (Writ terrupt requ	iest flag		
	→ xxC 0	1 1 Indicat	0 1 Functi es no interru	Sets i Disab on (Read) opt request g	nterrupt req bles interrupt enerated	uest level to 6 request Fu Clears in	nction (Writ terrupt requ	iest flag		
	→ xxC 0	1 1 Indicat	0 1 Functi es no interru	Sets i Disab on (Read) opt request g	nterrupt req bles interrupt enerated	uest level to 6 request Fu Clears in	nction (Writ terrupt requ	iest flag		
	→ xxC 0	1 1 Indicat	0 1 Functi es no interru	Sets i Disab on (Read) opt request g	nterrupt req bles interrupt enerated	uest level to 6 request Fu Clears in	nction (Writ terrupt requ	iest flag		
	→ xxC 0	1 1 Indicat	0 1 Functi es no interru	Sets i Disab on (Read) opt request g	nterrupt req bles interrupt enerated	uest level to 6 request Fu Clears in	nction (Writ terrupt requ	iest flag		
	→ xxC 0	1 1 Indicat	0 1 Functi es no interru	Sets i Disab on (Read) opt request g	nterrupt req bles interrupt enerated	uest level to 6 request Fu Clears in	nction (Writ terrupt requ	iest flag		
	→ xxC 0	1 1 Indicat	0 1 Functi es no interru	Sets i Disab on (Read) opt request g	nterrupt req bles interrupt enerated	uest level to 6 request Fu Clears in	nction (Writ terrupt requ	iest flag		

Interrupt Control (3/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
					-			IOIE	IOLE	NMIREE
	Interrupt				w			$(\bigcirc$	_ w	
	Input				0			0) Y 0	0
іімс	Mode	59H			Note:			INT0 input	JINTO	NMI
	Contorol				Always set		. (0: Disable	0: ↑edge	0:↓edge
	Register	(RMW			to 0		$\langle \rangle$	1: Enable	1: level	1: ↑ ↓ edge
		prohibited)								
	Micro		DMA0V7	DMA0V6	DMA0V5	DMA0V4	DMA0V3	DMA0V2	//	
DMA0V	DMA 0 Start	5AH			v	/)		
DIVIAUV	Vector	(RMW	0	0	0	0		0	\frown	
	Register	prohibited)			Micro DMA0	start vector				· · · ·
	Micro		DMA1V7	DMA1V6	DMA1V5	DMA1V4	DMA1V3	DMA1V2		
DMA1V	DMA 1 Start	5BH			v			_	$\langle \rangle \rangle$	
DIVIATV	Vector	(RMW	0	0	0	0	0	0 ((
	Register	prohibited)			Micro DMA1	start vector	//		2/n	
	Micro		DMA2V7	DMA2V6	DMA2V5	DMA2V4	DMA2V3	DMA2V2	<u>964</u>	
DMA2V	DMA 2 Start	5CH						\mathcal{A}	\leq	
DIVIAZV	Vector	(RMW	0	0	0	0	0		· · · · · · · · · · · · · · · · · · ·	
	Register	prohibited)			Micro DMA2	start vector		\bigcirc		
	Micro		DMA3V7	DMA3V6	DMA3V5	DMA3V4	DMA3V3	DMA3V2		
DMA3V	DMA 3 Start	5DH			\square	<u>K</u>		<u> </u>	<u> </u>	
	Vector	(RMW	0	0		0	0	<u>:</u> //0		
	Register	prohibited)			Micro DMA3	start vector			:	

Note: The micro DMA software start is activated in the write cycle of SDMACR0/1/2/3 (6AH/6BH/6CH/6DH). (Data values are not affected by a software start.)

(6) Watchdog Timer Control

	-							-	-	
Symbol	Name	Address	7	6	5	4	3	2	1	0
			WDTE	WDTP1	WDTP0	WARM	HALTM1	HALTM0	RESCR	DRVE
	Watch	$\int C$			0	R/\	N	: 0	i 0	
WD- MOD	WD- Dog Timer Mode 6FH	6EH		WDT detect selection 01: 2 ¹⁶ 01: 2 ¹⁸ 10: 2 ²⁰ 11: 2 ²²	/fc /fc /fc	Warm-up time 0: 2 ¹⁴ /fc 1: 2 ¹⁶ /fc	HALT mode 00: RUN 1 01: STOP 10: IDLE1 11: IDLE2	mode mode mode	1: Perform internal reset on runaway detectio n	1: Drive pins in STOP mode
WDCR	Watch Dog Timer Control Register	6FH (RMW prohibited)			B1H: WDT d	– N – isable code		T clear code		
	//	Ŋ	$\sim ($							

(7) Chip Select/Wait Controller (1/2)

Symbol	Name	Address	7	6	5	4	3	<∕2	1	0
			BOE	/	B0OM1	B0OM0	BOBUS	B0W2	B0W1	B0W0
			w				V	V		-
	Block 0		0		0	0	0	0	DP 0	0
BOCS	CS/WAIT	90H	0: Disable		00: ROM	SRAM	Data bus	000: 2W	ÁIT 10	0: NWAIT
	Control		1: Enable		01: PSRA	М	width	001: 1W	AIT 10	1 \
	Register	(RMW			10: Don't	care	selection 0: 16-bit	010: 1W		Do not set
		prohibited)			11: Don't		1: 8-bit	011: 0W		
			B1E		B1OM1	B1OM0	BIBUS	B1W2	B1W1	B1W0
			w				. (C v			
	Block 1		0		0	0	0	0	0	0
B1CS	CS/WAIT	91H	0: Disable		00: ROM		Data bus	000: 2W/		0: NWAIT
	Control		1: Enable		01: PSRA	M S	width	001: 1W		
	Register	(RMW			10: Don't		selection 0: 16-bit	010: 1W		
		prohibited)			11: Don't		1:8-bit	011: OVV	\sim	
		p ,	B2E	B2M	B2OM1	B2OM0	B2BUS	B2W2	B2W1	B2W0
							N		C7//	
	Block 2		1	0	0		0	0	0	0
B2CS	CS/WAIT	92H	0: Disable	0: 16M	00: ROM	SRAM	Data bus	000: 2W	AIT 10	0: NWAIT
	Control			1: CS area	01: PSRA		width	001: 1W		
	Register	(RMW		setting	10: Don't		selection 0: 16-bit	010: 1W		
		prohibited)		,, ,	11: Don't		1: 8-bit	011: 0W		
		, ,	B3E		B3OM1	B3OM0	B3BUS	B3W2	B3W1	B3W0
			w	$\langle \rangle$	$(\)$, M		•	•
	Block 3		0		Q	0	0	0	0	0
B3CS	CS/WAIT	93H	0: Disable	$(\cap$	00: ROM	SRAM	Data bus	000: 2W/	AIT 10	0: NWAIT
	Control		1: Enable		01: PSRA	м	width	001: 1W	AIT 10	1 \
	Register	(RMW			10: Don't	care	selection 0: 16-bit	010: 1W	AIT + N 11	Do not set
		prohibited)	($(\land \land)$	11: Don't	care	1: 8-bit	011: 0W	AIT 11	1 J
				\frown		\searrow	BEXBUS	BEXBUS	BEXW1	BEXW0
					~	$\left(\begin{array}{c} \end{array}\right) $	>	۱	Ň	
	External		((7/	$\langle \land \rangle$	4	\leq	0	0	0	0
BEXCS	CS/WAIT	9CH	$\sum \sqrt{2}$))		\sim	Data bus	000: 2W/	AIT 10	0: NWAIT
BEACS	Control	эсп	$)) \sim$			(\land)	width	001: 1W	AIT 10	1 ך
	Register	(RMW		\leq	\sim))	selection 0: 16-bit	010: 1W	AIT + N 11	Do not set
		(Rivivv prohibited)	< _				1: 8-bit	011: 0W	AIT 11	1 J
		prombiledy								
	Memory		\$23	S22	S21	S 20	S19	S18	S17	S16
MSAR0	Start	7 94н				R/	W			
WISANO	Address		1	1	\sim 1	1	1	1	1	1
	Register 0	\sim					3 to A16 setti	ng		
	Memory		V20	V19	V18	V17	V16	V15	V14 to 9	V8
MAMRO	Address	95H				R/	Ŵ			
	Mask		1 (1	1	1	1	1	1
	Register 0				0 area size se	-	sed for addre			
$\overline{\langle}$	Memory		\$23	<u>\$22</u>	S 21	S 20	S19	S18	S 17	S16
MSAR1	Start	96H					Ŵ		:	:
	Address Bogistor 1	2311	1	> 1	1	1	1	1	1	1
	Register 1						3 to A16 setti		•	
	Memory		V21	V20	V19	V18	V17	V16	V15 to 9	V8
MAMR1	Address	97H					Ŵ			
	Mask Register 1		1	1	1	1	1		1	1
	INPOINTEL		1	22	1 area size se	tting 0.11	sed for addre	ss comnarisc	n	

Chip Select/Wait Controller (2/2)

Symbol	Name	Address	7	6		5	4		3	2	1	0					
	Memory		S23	S22		S2 1	S 20		S19	S18	S17	S16					
	Start							R/W									
MSAR2	Address	98H -	1	1		1	1	1	1	1 ()) 2 1	1					
	Register 2		Start address A23 to A16 setting														
	Memory		V22	V21		V20	V19		V18 /	V17	V16	V15					
	Address							R/W	< $<$ $<$	(//)							
MAMR2	Mask	99H -	1	1		1	1				1	1					
Register 2		CS2 area size setting 0: Used for address comparison															
	Memory		S23	S22		S 21	S 20		\$19	S18	S17	S16					
	Start							R/W	7	\mathcal{I}	\frown						
MSAR3	Address	9AH -	1	1		1	1		X	1		1					
	Register 3					Star	t address	A23 t	o A16 set	ting	<u>21 2</u>						
	Memory		V22	· V21		V20	V19		V18	V17	Z V16	V15					
	Address						(()	R/W		. ((
MAMR3	Mask	9BH -	1	1		1	L V	\bigcirc	/ 1	$\bigcirc 1$	2/2	1					
	Register 3			•	CS3 are	a size se	etting 0	CS3 area size setting 0: Used for address comparison									

- 5. Diagram of Equivalent Circuit in Port Block
 - Reading circuit diagrams


TMP95CS66 use essentially the same gate symbols as the standard CMOS logic IC (74HCxxx) series. The following lists the special symbols.


STOP: This symbol sets the HALT mode setting register to STOP mode (WDMOD<HALTM1:0>=0,1). When the CPU executes the HALT instruction, STOP is active 1.


Note that when the drive enable bit WDMOD < DRVE > is set to 1, STOP remains at 0.

• The input protection resistor operates in the range of tens to hundreds of Ω ms.


P0 (D0 to D7), P1 (D8 to 15), P2 (A16 to A23), P3 (A8 to A15), P4 (A0 to A7)







TOSHIBA



TOSHIBA


Use Precautions and Restrictions

(1) Special Notations and Words

6.

```
① Description of internal I/O registers: Register symbol < bit symbol >
   Example: T8RUN < T0RUN > ··· The T0RUN bit of the T8RUN register
② Read-modify-write instructions
   Instructions which tell the CPU to read the data in memory, manipulate them, then write them back to
  memory are called read-modify-write instructions.
  Example 1) SET 3, (T8RUN) ... Sets bit 3 of the T8RUN register.
  Example 2) INC 1, (100H)
                              \cdots Adds 1 to the data at address 100H.
   • TLCS-900 read-modify-write instructions
     Conversion instruction
        ΕX
              (mem), R
     Arithmetic operations
        ADD (mem), R/#
                             ADC (mem), R/#
        SUB (mem), R/#
                             SBC (mem), R/#
        INC #3, (mem)
                             DEC #3, (mem)
     Logic operations
        AND (mem), R/#
                             OR
                                   (mem), R/#
        XOR (mem), R/#
     Bit manipulation
        STCF #3/A, (mem)
                             SET #3, (mem)
                             TEST #3, (mem)
        RES #3, (mem)
        CHG #3, (mem)
     Rotate, shift
        RLC (mem)
                             RRC (mem)
                             RR(mem)
        \mathbf{RL}
              (mem)
        SLA (mem)
                             SRA (mem)
        SLL (mem)
                             SRL (mem)
        RLD (mem)
                             RRD (mem)
③ One state
```

The single cycle resulting from dividing the oscillation frequency by 2 is called "one state".



- (2) Points of Note and Restrictions
 - 1 EA pin, AM8/ $\boxed{16}$ pin

This pin is connected to the VCC or the GND pin. Do not alter the level while the pin is active.

② Warm-up counter

When releasing STOP mode (by interrupt, for example) in a system that uses an external oscillator, a warm-up time is required until the system clock is output. The warm-up counter operates during the warm-up time.

③ Programmable pull-up resistor

The pull-up resistor of a port can only be set to programmable or non-programmable in input port mode. When using a port as an output port, its pull-up resistor cannot be set to programmable.

④ Watchdog timer

As the watchdog timer is enabled after a reset, disable the watchdog timer when it is not required. Note that during bus release, the I/O block, including the watchdog timer, still operate.

⑤ CPU (Micro DMA)

Only "LDC cr, r" and "LDC r, cr" can write or read data to or from control registers (eg, transfer source register DMASx) in the CPU.

- 6 As this device does not support minimum mode, do not use the MIN instruction.
- \bigcirc POP SR instruction

Please execute POP SR instruction during DI condition.

8 Releasing the HALT mode by requesting an interruption

Usually, interrupts can release all halts status. However, the interrupts = $(\overline{\text{NMI}}, \text{INT0})$, which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of X1) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.



