Photorelays
~Points for photorelays in high frequency circuit applications 2~

Description
Photorelays (MOSFET output photocouplers) have a variety of advantages, and replacement from mechanical relays is progressing. However, there are some points that must be taken into consideration in comparison with mechanical relays when they are used in high-frequency circuits such as semiconductor testers and measuring instrument applications.

This application note mainly describes precautions when controlling high-frequency signals with photorelays.

Here, signals with a frequency ranging from several hundred MHz to several ten GHz are positioned as high-frequency signals. In addition, assume that a 1-Form-A photorelay (a photorelay in which the output-side MOSFET is turned on when the input-side LED signal is on) is used as a precondition.
# Table of Contents

Description ................................................................................................................................. 1
Table of Contents ........................................................................................................................ 2

1. Introduction ............................................................................................................................. 4

2. Photorelay behavior for high frequency signals ................................................................. 6

3. Points when using photorelays in high-frequency circuits ............................................... 6

4. Lumped- and distributed-element circuits (general explanation) ...................................... 7
   4.1 When a photorelay is inserted into a transmission line represented by a distributed-element circuit .............................................................................................................. 7
   4.2 Photorelay application examples for high-frequency signal control ......................... 8

5. Microstrip line (general explanation) .................................................................................. 9
   5.1 Microstrip line for photorelay evaluation ....................................................................... 9

6. PCB design for photorelays ................................................................................................. 10
   6.1 PCB design ..................................................................................................................... 11
   6.2 Improvement of high-frequency characteristics of substrates .................................... 12
   6.3 Insertion characteristic differences by photorelay mounting position ...................... 15

7. Influence of the LED side transmission lines .................................................................. 16
   (Reference) Open stub and short stub ................................................................................. 17

8. Product Information ............................................................................................................. 18

9. Conclusion ............................................................................................................................ 18

Revision history ......................................................................................................................... 19

RESTRICTIONS ON PRODUCT USE .................................................................................. 20
List of Figures

Fig. 1  Principles of operation of photorelay (1-Form-A contact) .................................................. 4
Fig. 2  $R_{ON}$ and $C_{OFF}$ of the photorelay output part ................................................................. 5
Fig. 3  Inductance (L) components also appear in a high frequency ........................................... 5
Fig. 4  Pass-through characteristics ......................................................................................... 6
Fig. 5  Leakage current when the contact is turned off .............................................................. 7
Fig. 6  A lumped-element circuit ............................................................................................... 7
Fig. 7  Transmission lines expressed by distributed-element circuit .......................................... 7
Fig. 8  Simplified equivalent circuit when a photorelay is inserted .......................................... 8
Fig. 9  An application example of photorelays in semiconductor testers .................................. 9
Fig. 10 Microstripline (transmission lines configured on a PCB) ............................................. 9
Fig. 11 Microstrip line (example) .............................................................................................. 10
Fig. 12 A VSON package photorelay internal construction (example) ........................................ 10
Fig. 13 S-parameter measurement and signal paths ................................................................. 11
Fig. 14 Simulation results of insertion loss for different line width (W) and PCB thickness (H) . 11
Fig. 15 Designing three types of substrates ............................................................................. 12
Fig. 16 Insertion loss characteristics of the PCB with different transmission line length (through characteristics; no photorelay mounted) .................................................................... 13
Fig. 17 Insertion loss characteristics of the PCB with different transmission line length (through characteristics; no photorelay mounted) .................................................................... 13
Fig. 18 Insertion loss characteristics of the PCB with different pad sizes (through characteristics; no photorelay mounted) ........................................................................... 14
Fig. 19 Insertion loss characteristics when a photorelay exists .............................................. 14
Fig. 20 SR aperture conditions ................................................................................................. 15
Fig. 21 Insertion loss characteristic differences by photorelay mounting position ................. 15
Fig. 22 Improves wiring effect on the LED side by inserting an inductor (ferrite beads) ............ 16
Fig. 23 Open stub and short stub .............................................................................................. 17
Fig. 24 Signal flow when a stub is connected and voltage standing wave in case of a 1/4 $\lambda$-length open stub ........................................................................................................ 17

List of Tables

Table 1  Comparison between photorelays and mechanical relays ............................................ 5
Table 2  VSON package photorelays ....................................................................................... 18
1. Introduction

A photorelay is a semiconductor relay with MOSFETs at the output stage (Fig. 1). Table 1 shows feature comparison between photorelays and mechanical relays.

Recently, reliability has become important and packages of photorelays have become smaller, ther replacement from mechanical relays is progressing in terms of space saving. However, there is a resistance component \( R_{ON} \) when a photorelay is on compared with a mechanical relay, and a capacitance component \( C_{OFF} \) mainly from the PN junction capacitance of the parasitic diode on the output side MOSFETs when the photorelay is off (Fig. 2). As the frequency increases, the inductance \( L \) component can also be seen (Fig. 3). Consideration should be given to replacing mechanical relays with photorelays in circuits that transmit high-frequency signals.

This application note describes additional precautions for photorelays when controlling high-frequency signals, which continues from “Points for photorelays in high frequency circuit applications (released in October, 2020)”.

Fig. 1  Principles of operation of photorelay (1-Form-A contact)

(1) When current is applied to the LED on the input side, the LED emits light and an optical signal is generated.

(2) The optical signal is converted into an electrical signal by the output-side PDA and MOSFETs.
Input the electrical signal to the control terminal (gate).

(3) When the electric signal is input to the gate, MOSFETs are turned on, and the contact is connected.
Table 1  Comparison between photorelays and mechanical relays

<table>
<thead>
<tr>
<th></th>
<th>Mechanical relay (Signal relay)</th>
<th>Photorelay</th>
<th>Remarks (Feature of Photorelay)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Lifetime</td>
<td>(With contact)</td>
<td>(No contact)</td>
<td>Long life</td>
</tr>
<tr>
<td>Contact Capacity</td>
<td>(2A)</td>
<td>(~5A)</td>
<td></td>
</tr>
<tr>
<td>Contact Resistance (ON Resistance)</td>
<td>About 0.1Ω</td>
<td>About 0.02~0.25Ω</td>
<td>High reliability</td>
</tr>
<tr>
<td>Contact Voltage (OFF Voltage)</td>
<td>(Degraded by ON state)</td>
<td>(Degraded by OFF state)</td>
<td>(Base)</td>
</tr>
<tr>
<td>Isolation Voltage</td>
<td>(ex: AC250V, DC30V)</td>
<td>(ex: line-up with 20V~60V)</td>
<td></td>
</tr>
<tr>
<td>Operation / Release Time</td>
<td>△ (About 5ms)</td>
<td>△ (About 0.1ms)</td>
<td>High speed</td>
</tr>
<tr>
<td>Operation Sound</td>
<td>△ (sound)</td>
<td>(No sound)</td>
<td>No noise</td>
</tr>
<tr>
<td>Miniaturization</td>
<td>(ex: 50mA)</td>
<td>(S: 0.1μF)</td>
<td>Smaller size</td>
</tr>
<tr>
<td>Input Power Consumption</td>
<td>× (coil) 100mW~</td>
<td>× (LED) 0.5mW~</td>
<td>Less power consumption</td>
</tr>
<tr>
<td>Contact Form</td>
<td>1c, 2c</td>
<td>1a, 1b, 2a, 1Ax1b</td>
<td></td>
</tr>
<tr>
<td>Leakage Current</td>
<td>(not exist)</td>
<td>(20μA~)</td>
<td></td>
</tr>
</tbody>
</table>

LED: on __________ = ________ R<sub>ON</sub>  
LED: off __________ = ________ C<sub>OFF</sub>  

(a) LED: on (Contact: on)  
(b) LED: off (Contact: off)  

Fig. 2  R<sub>ON</sub> and C<sub>OFF</sub> of the photorelay output part

LED: on __________ = ________ R<sub>ON</sub>  
LED: off __________ = ________ C<sub>OFF</sub>  

(a) LED: on (Contact: on)  
(b) LED: off (Contact: off)  

Fig. 3  Inductance (L) components also appear in a high frequency
2. Photorelay behavior for high frequency signals

As described above, the photorelay has an on-resistor ($R_{ON}$) and a pin-to-pin capacitance ($C_{OFF}$). This is a major difference from mechanical relays.

When the specified current and voltage are applied to the photorelay input, the photorelay turns on. At this time, the photorelay output (MOSFETs) behaves as a resistance component when the applied current frequency ranges from DC to low frequency. However, as the frequency increases, an inductance component appears in addition to the resistance component. On the other hand, if no biasing is applied to the photorelay input, the output MOSFETs are turned off. At this time, MOSFETs are equivalent to the capacitance component when the applied signal frequency ranges from DC to low frequency, but an LC resonance occurs because the inductance component appears in addition to the capacitance component as the frequency increases. Note this when controlling high frequency signals with a photorelay. In other words, the signal after passing through the photorelay is distorted with respect to the expected output signal. A common parameter for expressing this distortion is the S-parameters (Scattering parameters).

3. Points when using photorelays in high-frequency circuits

A problem when operating photorelay is the transmission characteristics when the output is turned on.

When the frequency increases, the output waveform rise time ($t_{rout}$) after passing through the photorelay changes from the input waveform rise time ($t_{rin}$) due to effects of inductance components of the photorelay. This change is expressed as the Equivalent Rise Time (ERT). The ERT is defined by the equation shown in Fig. 4, where the smaller the value, the less signal changes and the better characteristic. The pass-through characteristic can also be expressed using the S-parameters.

$$ERT = \sqrt{t_{rout}^2 - t_{rin}^2}$$

Fig. 4 Pass-through characteristics

A leakage current is also a problem when the output (contact) of the photorelay is turned off. When a steep rising voltage is applied to the contact when the photorelay is turned off, a leakage current is generated (Fig. 5). Approximately, $I_L = C_{OFF} \times \frac{dV}{dt}$ flows. An impedance, the total opposition to alternating current by an electrical circuit, which corresponds to the resistance in a DC circuit. This impedance at $C_{OFF}$ decreases as the frequency increases, then the leakage current increases. In such cases, it is recommended to use a photorelay with smaller $C_{OFF}$. 

©2021 Toshiba Electronic Devices & Storage Corporation
4. Lumped- and distributed-element circuits (general explanation)

A lumped-element circuit is a circuit consisting of electronic components (resistance: $R$, capacitance: $C$, inductance: $L$, conductance: $G$), and wiring impedances between components is negligibly small compared to the signal wavelength $\lambda$ to be transmitted (Fig. 6). Photorelays can generally control DC or AC loads. In case of DC load controls, a lumped-element circuit can be adopted.

A distributed-element circuit is a circuit in which several lumped-element circuits are connected and distributed continuously throughout the circuit (Fig. 7). When controlling an AC load, a distributed-element circuit can be adopted though it depends on the control signal frequency. In this case, the transmission line is thought as a circuit having a characteristic impedance $Z_0$.

Fig. 6 A lumped-element circuit

Fig. 7 Transmission lines expressed by distributed-element circuit

4.1 When a photorelay is inserted into a transmission line represented by a distributed-element circuit

Fig. 8 shows a simplified equivalent circuit in which a photorelay is inserted into a transmission line represented by a distributed-element circuit.

When the photorelay is on, MOSFET on-resistance, as well as the inductance component caused by bonding wires and the lead frame in the photorelay, and the capacitance...
component between the ground and the package are expressed. On the other hand, when the photorelay is off, MOSFET off-state capacitance component, as well as the inductance component caused by bonding wires and the lead frame in the photorelay, and the capacitance component between the ground and the package are expressed.

1. Signal loss when a photorelay is on = Insertion loss
2. Signal loss when a photorelay is off = Isolation

Thus, photorelays with a smaller $R_{ON}$ and/or a smaller $C_{OFF}$ is required for high frequency signal control.

Toshiba photorelay examples) Low $R_{ON}$ type: TLP3475 / TLP3475S
Low $C_{OFF}$ type: TLP3440 / TLP3440S

Fig. 8  Simplified equivalent circuit when a photorelay is inserted

4.2 Photorelay application examples for high-frequency signal control

As an example of the behavior of photorelays on a distributed-element circuit, here shows an application of a photorelay in semiconductor testers (Fig. 9). In semiconductor testers, there is a circuit block called pin electronics (PE) for measuring DUT. This block consists of two parts: (1) the FC test section, which inputs a desired signal (usually a pulse signal) to the DUT and checks whether is behaves as desired, and (2) the DC test section, which checks DC characteristics. In FC and DC tests, photorelays are often used to control signal lines, and it is necessary to pay attention to the behavior when those are in on or off state.

During the FC test, the signal from the pulse driver is transmitted to the DUT. Before sending the signal, the photorelay between the DUT and the pulse driver is turned on, and the two photorelays on the DC test section should be in the off state. As described in Chapter 2, the MOSFET in the photorelay output is equivalent to capacitance components when they are off. Thus, if $C_{OFF}$ of the photorelay for the DC test is large, some of the pulse signals that should be input to the DUT will be split to the DC unit section through those photorelays (as leakage current). This leakage induces lower FC test accuracy.

During the DC test, the two photorelays connected to the DC unit are turned on, while the photorelay on the FC test section is also turns off. Those FC test photorelay has $C_{OFF}$, but this is not affect during the DC test.
Toshiba can provide S-parameter of photorelays to see the behavior of the components on such distributed-element circuits. For more information, refer to “Points for photorelays in high frequency circuit applications (released in October, 2020)”.

5. **Microstrip line (general explanation)**

A microstrip line is electromagnetic waves transmission line using a pattern on the surface layer (conductive film) and ground plane as a pair to convey microwave-frequency signals (Fig. 10).

The microwave-frequency signals propagate through a medium such as a pattern on a PCB or a coaxial cable from the signal source to the load. The signal propagates as an electromagnetic wave in the media, and its speed is usually slower than the speed of light in vacuum. The characteristic impedance $Z_0$ of a microstrip line is determined by the substrate (insulation layer) thickness $H$, the relative dielectric constance $\varepsilon_r$, and the conductive layer width $W$ and thickness $T$ of the transmission line.

5.1 **Microstrip line for photorelay evaluation**

Fig. 11 shows an example of microstrip line used for high-frequency characterization of our photorelays.

Toshiba is developing photorelays and expanding and product lineups suitable for GHz-band
signal control applications (e.g. semiconductor testers), and we are using this substrate for these product evaluations. In the following sections realization of substrates with better high-frequency performances are discussed.

![Microstrip line example](image)

(a) Top view  (b) Bottom view

Fig. 11  Microstrip line (example)

6. PCB design for photorelays

This section describes points to be noted when mounting a photorelay on a PCB. Here, mounting a VSON package (Very-thin Small Outline Non-leaded package) with COC (Chip-On-Chip) structure shown in Fig. 12 is studied as an example. As shown in this figure, resistances, capacitances and inductances are formed into the photorelay. If the package and its internal structure are different, these parameters will be different.

In the previous section, a microstrip line for photorelay evaluation are shown. However, high frequency performances (e.g. S-parameters) may differ depending on the PCB insulation layer thickness, transmission line width, photorelay mount position, and other factors. It is also said for practical PCB where photorelays are used. This chapter explains some examples of changes in insertion loss (S21) on microstrip lines due to differences in PCB designs and mounting conditions.

![A VSON package photorelay internal construction](image)

Fig. 12  A VSON package photorelay internal construction (example)
6.1 PCB design

Based on the PCB shown in Fig. 11, we study a high-frequency performance improvement. First, the S-parameter measurement path is designed as shown in Fig. 13. Here, through characteristics (no photorelay mounted) under several wiring width (W) and insulation layer thickness (H) condition of the PCB are performed. Fig. 14 shows simulation results.

<<Simulation results>>
(1) Insertion loss varies by signal frequency band.
(2) Narrower wiring width and thinner insulation layer thickness have better insertion loss characteristics.

Though above simulation results may differ depending on the PCB design, it can be seen that when handling above 10 GHz, it is necessary to carefully design the wiring width and insulation layer thickness of the PCB.
6.2 Improvement of high-frequency characteristics of substrates

Based on the simulation results in the previous section, three types of boards shown in Fig. 15 are considered. Then, the through characteristics of these PCBs and the insertion loss (S21) when a photorelay is mounted on those PCBs. Here, the transmission line length of the secondary side of photorelay (MOSFET side) is set to 2.575 mm as a reference.

PCB (1): Line width = 975 μm, insulation layer thickness = 400 μm
PCB (2): Line width = 560 μm, insulation layer thickness = 250 μm
PCB (2)': Line width = 560 μm, insulation layer thickness = 250 μm (pad width = 975 μm)

Fig. 15 Designing three types of substrates
In addition, for the three types of PCBs shown in Fig. 15, PCBs with shorter line length compared to the reference values are made. The position of center gap is 0.25 mm (distance between photorelay MOSFET drain pads) which is fixed, and below different transmission line length are made;

A) 2.575 mm (reference)  
B) 2.075 mm (0.5 mm shortened)  
C) 1.575 mm (1.0 mm shortened)  
D) 1.075 mm (1.5 mm shortened)  

Fig. 16 to Fig. 18 shows the measurement result of the insertion loss (S21 ; no photorelay mounted). This result indicates that shorter transmission line lengths result in less insertion loss and suppression of ripple.

Fig. 18 shows the difference in pad size. When the pad size is increased in relation to the transmission line length, the loss becomes larger below 27 GHz, while the loss becomes smaller above it. This is because when the pad is large, the part that overhangs from the transmission line width become as stubs.

**Fig. 16**  Insertion loss characteristics of the PCB with different transmission line length (through characteristics; no photorelay mounted)

**Fig. 17**  Insertion loss characteristics of the PCB with different transmission line length (through characteristics; no photorelay mounted)
Next, as an example of the insertion loss when a photorelay is placed, results under the condition of PCB(2) are shown (Fig. 19). When the pad size is increased in relation to the transmission line length, the loss becomes larger below 27 GHz and smaller above 27 GHz.

When the transmission line length was shortened, the loss increased at below 20 GHz region and fluctuated sharply at 20 GHz or above. This is because interference between measurement probes and the photorelay. On the other hand, since there is no interference in case of the through characteristic (no device is placed), the result is as simulated. In particular, it is believed that bonding wires between the PDA (photodiode array, which generates MOSFET gate drive voltage) and MOSFETs inside the photorelay is affected to the insertion loss performance.

**Fig. 18** Insertion loss characteristics of the PCB with different pad sizes (through characteristics; no photorelay mounted)

**Fig. 19** Insertion loss characteristics when a photorelay exists
Insertion characteristic differences by photorelay mounting position

Next, insertion loss characterization according to photorelay mounting position difference is performed (SR aperture; solder resist aperture, is placed in the center, offset outward and inward as shown in Fig. 20). Fig. 21 shows an example of the results., the insertion characteristic at 16 GHz region is better when the SR is placed offset inward, and at 20 to 36 GHz region is better when the SR is center. The characteristic at >36 GHz region is better when the SR is placed offset outward, although it is generally disadvantageous. It is presumed that this is due to the amount of overlap between the PDA part in the photorelay and the transmission line, as there is parasitic capacitance between the PDA part, which consists of the PDA die itself and the lead frame on which it is mounted, and the transmission line. By reducing the amount of overlap, insertion loss at 36 GHz can be reduced.

In the section 6.2, through characteristics vary depending on PCB design parameters (PCB thickness, transmission line length, etc.), and this section shows the insertion loss characteristics when a photorelay is mounted. Thus, those loss characteristics change depending on whether a photorelay is mounted or not.

(a) Center (b) Offset outward (c) Offset inward

Fig. 20  SR aperture conditions

PCB(2) Wiring width = 560 μm, insulation layer thickness = 250 μm

Fig. 21  Insertion loss characteristic differences by photorelay mounting position
7. Influence of the LED side transmission lines

In the previous evaluation result of insertion loss when a photorelay is mounted (Fig. 21), you may have noticed that the loss is larger at 2 to 3 GHz. This is due to the fact that the structure of photorelay is affected by the LED side wiring since the LED is mounted on the primary side. In other words, the wiring on the LED side (L: wiring length) functions as a stub (open or short stub), which causes the effect (frequency range that the loss occurs and magnitude of the loss may vary depending on the product). To suppress this, insert an inductor such as a ferrite bead into the wiring on the LED side (Fig. 22).

This characteristic depends on the open stub = wire length (=λ/4). The effect of the PCB insulation layer thickness and the wiring width on the PCB is considered to be extremely low.

Fig. 22  Improves wiring effect on the LED side by inserting an inductor (ferrite beads)
(Reference) Open stub and short stub

A distributed-element circuit connected by branching to a transmission line of a high-frequency circuit is called a stub. Since stubs behave like an element in high-frequency circuits, they are actively used as impedance matching and filters. A stub which has open-ended is called an open stub, and a stub which connects to GND is called a short stub.

On the other hand, unexpected stub formation may cause problems. For example, a signal coming from the left (signal source) in Fig. 23 is divided into a stub. At this time, the signal that enters the stub is reflected at the end and returns to the division point. At the division point, a signal from the source and the signal reflected by the stub are combined and transmitted to the transmission line after the stub. Therefore, depending on the conditions of the stub, the synthesized wave collapses from the intended signal wave and the expected signal transmission cannot be performed. For example, an open stub at 1/4 wavelength will eliminate the field of energy at the open end, and will behave like a voltage reflecting off at the same polarity as the line voltage. Then, at the branch point (1/4 wavelength from the open end point), the voltage is zero (Fig. 24). As a result, an open stub with 1/4 wavelength works as short-circuit at this wavelength (or frequency).

![Fig. 23 Open stub and short stub](image)

![Fig. 24 Signal flow when a stub is connected and voltage standing wave in case of a 1/4 λ-length open stub](image)
8. **Product Information**

We offer a wide lineup of small package photorelays (VSON package series) suitable for use in semiconductor testers. Table 2 shows the products.

**Table 2  VSON package photorelays**

<table>
<thead>
<tr>
<th>P/N</th>
<th>Package (Toshiba)</th>
<th>VIL (min) (V)</th>
<th>VIH (max) (V)</th>
<th>VOH (min) (V)</th>
<th>VOL (max) (V)</th>
<th>ION (max) (mA)</th>
<th>IOS (max) (mA)</th>
<th>RON (max) (Ω)</th>
<th>RON (min) (Ω)</th>
<th>RON (max) (Ω)</th>
<th>RON (min) (Ω)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TLP3441</td>
<td>VSON4</td>
<td>2.0</td>
<td>0.4</td>
<td>2.0</td>
<td>0.35</td>
<td>10</td>
<td>15</td>
<td>100</td>
<td>1000</td>
<td>1000</td>
<td></td>
</tr>
<tr>
<td>TLP3441</td>
<td>VSON4</td>
<td>2.0</td>
<td>0.4</td>
<td>2.0</td>
<td>0.35</td>
<td>10</td>
<td>15</td>
<td>100</td>
<td>1000</td>
<td>1000</td>
<td></td>
</tr>
</tbody>
</table>

9. **Conclusion**

In this document, insertion loss - frequency characteristics for a photorelay mounted on a PCB varies depending on the transmission line width, PCB thickness, photorelay mount position, and transmission line length on the PCB. Please note those performances when selecting photorelay and designing PCB.

We will continue to develop products for improving the performance and miniaturization of photorelays, and expand our lineup of products that can control signals in a higher frequency ranges and can be mounted in a smaller space. Please consider using photorelays for semiconductor testers and various measuring instruments.

When designing a new product, please check the latest product information on our website.
## Revision history

<table>
<thead>
<tr>
<th>Revision</th>
<th>Date</th>
<th>Page</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rev. 1.0</td>
<td>2021-11-30</td>
<td>-</td>
<td>1st edition</td>
</tr>
</tbody>
</table>
RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as “TOShiba”. Hardware, software and systems described in this document are collectively referred to as “Product”.

- TOShiba reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOShiba. Even with TOShiba's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOShiba works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOShiba information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the “TOShiba Semiconductor Reliability Handbook” and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOShiba assumes no liability for customers' product design or applications.

- Product is neither intended nor warranted for use in equipments or systems that require extraordinarily high levels of quality and/or reliability, and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage and/or serious public impact (“Unintended Use”). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. If you use Product for Unintended Use, TOShiba assumes no liability for Product. For details, please contact your TOShiba sales representative or contact us via our website.

- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOShiba for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.

- Absent a written signed agreement, except as provided in the relevant terms and conditions of sale for Product, and to the maximum extent allowable by law, TOShiba (1) assumes no liability whatsoever, including without limitation, indirect, consequential, special, or incidental damages or loss, including without limitation, loss of profits, loss of opportunities, business interruption and loss of data, and (2) disclaims any and all express or implied warranties and conditions related to sale, use of product, or information, including warranties or conditions of merchantability, fitness for a particular purpose, accuracy of information, or noninfringement.

- GaAs (Gallium Arsenide) is used in Product. GaAs is harmful to humans if consumed or absorbed, whether in the form of dust or vapor. Handle with care and do not break, cut, crush, grind, dissolve chemically or otherwise expose GaAs in Product.

- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.

- Please contact your TOShiba sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOShiba assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.