

MOSFET Driver IC
Application and Circuit of the TCK401G
Reference Guide

RD002-RGUIDE-02

TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION

Table of Contents

1. OVERVIEW	3
1.1. Target applications.....	3
2. APPLICATION CIRCUIT EXAMPLE AND BILL OF MATERIALS.....	4
2.1. Application circuit example	4
2.2. Bill of materials.....	4
3. MAJOR FEATURES.....	5
3.1. SLEW RATE CONTROL.....	5
3.2. AUTO OUTPUT DISCHARGE FUNCTION	8
4. DESIGN CONSIDERATIONS	10
5. PRODUCT OVERVIEW	12
5.1. TCK401G	12
5.1.1 Overview.....	12
5.1.2. External view and pin assignment	13
5.1.3 Internal block diagram.....	13
5.1.4 Pin description	14
5.2. SSM6K513NU.....	14
5.2.1 Overview.....	14
5.2.2. External view and pin assignment	14
5.2.3 Internal block diagram.....	14

1. Overview

The TCK401G driver IC can drive two N-channel MOSFETs which has back-to-back connection and contribution high-current bidirectional switch designed to enable rapid charging of host and client devices specified by the USB Power Delivery (USB PD) Specification.

Using low-on-resistance N-channel MOSFETs, the TCK401G allows a bidirectional switch to be configured minimum power dissipation and heat generation. The USB PD Specification requires not only high charging voltage but also high charging current to reduce the charging time. The TCK401G operates wide input voltage range from 2.7V to 28V so the maximum 20V input can be applied specified by USB PD. Also the slew rate control driver contributes avoiding unexpected inrush current during switching transitions in order to protect next stage electronic circuits. In addition the auto output discharge function at switch-off feature can be used for applications requiring stringent power management without any concern about time lag between a switch-off signal and the output voltage reaching to zero. This reference guide focuses on the slew rate control and the auto output discharge function of the TCK401G.


For details of other features and functions of the TCK401G, see the datasheet.

To download the datasheet for the TCK401G → [Click Here](#)

1.1. Target applications

- Power management for mobile devices
- Charging circuits for devices with a USB connector

Circuit example



* Toshiba offers a portfolio of MOSFETs which suit these applications.

For details of MOSFETs → [Click Here](#)

* Toshiba offers TVS diodes which suit charger and other high-current applications.

For details of TVS diodes → [Click Here](#)

2. Application circuit example and bill of materials

2.1. Application circuit example

Figure 2.1.1 shows an example of an application circuit using the TCK401G MOSFET driver IC.




Figure 2.1.1 Application circuit example for the TCK401G MOSFET driver IC

2.2. Bill of materials


Table 2.2.1 Bill of materials

No.	Ref.	Qty	Value	Part Number	Manufacturer	Description	Packaging	Typical Dimensions mm (inches)
1	C1, C2	2	1µF	-	-	Ceramic, 50 V, ±10%	1005	3.2 x 1.6 (1206)
2	Q1, Q2	2	-	SSM6K513NU	TOSHIBA	N-channel MOSFET	UDFN6B	2.0 x 2.0
3	U1	1	-	TCK401G	TOSHIBA	MOSFET driver IC	WCSP6E	1.2 x 0.8

3. Major features


3.1. Slew rate control

Figure 3.1.1 shows the switch-on waveforms of a load switch with discrete solution having only back-to-back MOSFETs. For this evaluation, a 4.7μF output capacitor was used. The peak output current reached 7 to 8A when the load current was set to 5A. The load might be broken or damaged by the peak current, depending on a type of load. In addition, the ringing caused by the peak current might generate electromagnetic interference (EMI) that affects bad impact to electronic circuits. So it is necessary to suppress inrush current during switch-on transitions. Figure 3.1.2 shows an enlarged view of the ringing waveforms.



Test conditions:
 Input voltage = 5V
 Gate voltage = 0 ⇔ 5V
 Output current = 5A
 $C_{OUT} = 4.7\mu F$


Figure 3.1.1 Example of waveforms of a load switch with discrete solution



Test conditions:
 Input voltage = 5V
 Gate voltage = 0 ⇔ 5V
 Output current: 5A
 $C_{OUT} = 4.7\mu F$

Figure 3.1.2 Example of waveforms of a load switch with discrete solution (enlarged view)

The TCK401G has slew rate control circuit which limits inrush current during switch-on transitions. Figure 3.1.3 shows an example of switching waveforms of back-to-back MOSFETs using TCK401G.



Test conditions:

$$V_{IN} = 5V$$

$$V_{CT} = 0 \Leftrightarrow 5V$$

$$\text{Output current} = 5A$$

$$C_{OUT} = 4.7\mu F$$


$$T_a = 25^\circ C$$

Figure 3.1.3 Example of switching waveforms of back-to-back MOSFETs with TCK401G

As shown in Figure 3.1.3, reducing the rising slew rate helps suppress inrush current and reduce ringing and EMI.

Note that delay time may happen from V_{CT} signal applied to the TCK401G to activate the driver stage of the TCK401G. This delay is caused by the time required for signal processing in the TCK401G. The V_{GATE} output of the TCK401G drives the MOSFET gate inputs and the V_{GATE} ON time (t_{ON}) is specified in the datasheet. Note that in actual circuit, ON time (t_{ON}) is not a specification that defines the switching time of external MOSFETs. In actual circuit, the turn-on time of the MOSFETs depends on their gate capacitance and threshold voltage (V_{th}). The TCK401G specifies V_{GATE} ON time (t_{ON}) at a gate capacitance of 2000pF. The assumption comes from the TCK401G being used to drive two back-to-back MOSFETs and each gate capacitance has roughly 1000pF. When the TCK401G drives MOSFETs with lower gate capacitance, V_{GATE} ON time is less than the number in the datasheet. This means the switching time of external MOSFETs becomes faster. On the other hand, when the TCK401G drives MOSFETs with higher gate capacitance, the MOSFET switching time becomes slower because of a longer V_{GATE} ON time. When MOSFETs with a high threshold voltage (V_{th}) are used, it is recommended to use the TCK401G at an input voltage (V_{IN}) with high as possible in order to raise the V_{GATE} voltage. For a details of the specification on the V_{GATE} ON time, see Section 4, "Design considerations."

Figure 3.1.4 and Figure 3.1.5 show examples of switching waveforms of back-to-back MOSFETs driven by the TCK401G at $-40^\circ C$ and $85^\circ C$.



Test conditions:

$$V_{IN} = 5V$$


$$V_{CT} = 0 \Leftrightarrow 5V$$

Output current= 5A

$$C_{OUT} = 4.7\mu F$$

$$T_a = -40^\circ C$$

Figure 3.1.4 Example of switching waveforms of back-to-back MOSFETs driven by the TCK401G (-40°C)



Test conditions:

$$V_{IN} = 5V$$

$$V_{CT} = 0 \Leftrightarrow 5V$$

Output current: 5A

$$C_{OUT} = 4.7\mu F$$


$$T_a = 85^\circ C$$

Figure 3.1.5 Example of switching waveforms of back-to-back MOSFETs driven by the TCK401G (85°C)

3.2. Auto output discharge function

For the purpose of requiring low power consumption application, it is general that average power consumption goes down balancing total system utilization and supplying power. Especially smartphone and tablet, there is a trade-off between the size and weight of the device and their battery capacity while a high level of power management is necessary, but in the application there are various electronic circuits including wireless communication, camera, display, audio, and storage circuits, so it is necessary to control their power supplies surely. Due to the decreasing voltage and increasing clock rate of system-on-chips (SoCs) at the same time, their power consumption has been increasing today and the future so the trend of the output capacitors which for power management circuit used to stabilize the power supplies to the SoCs becomes increasing. When a system needs to shut down a power supply for a SoC, the amount of charge remaining in a large-value capacitor could be uncontrollable and cause system malfunction.

To avoid this problem, the TCK401G has the auto output discharge function, which is designed to discharge the remaining amount of charge from the output capacitors for external MOSFETs at switch-off in order to pull down quickly the output voltage to zero. If the DIS pin of the TCK401G is connected to the outputs of external N-channel MOSFETs, the TCK401G automatically discharges the remaining amount of charge from the output capacitors through the DIS pin when the V_{CT} pin is set Low to switch off the MOSFETs. The auto output discharge function requires no further adjustment or setting. Figure 3.2.1 shows an example of MOSFET switching waveforms obtained without using the TCK401G whereas Figure 3.2.2 shows waveforms obtained with the auto output discharge function of the TCK401G.



Test conditions:

$$V_{IN} = 5V$$


$$V_{GATE} = 0 \leftrightarrow 10V$$

$$I_{OUT} = 5A$$

$$C_{OUT} = 4.7\mu F$$

$$T_a = 25^\circ C$$

Figure 3.2.1 Output waveforms without the auto output discharge function




Test conditions:

$V_{IN} = 5V$
 $V_{CT} = 0 \Leftrightarrow 5V$
 $I_{OUT} = 5A$
 $C_{OUT} = 4.7\mu F$
 $T_a = 25^\circ C$

The output drops to zero quickly.

Figure 3.2.2 Output waveforms with the auto output discharge function


The auto output discharge function of the TCK401G is designed to work properly regardless of the ambient temperature. Figure 3.2.3 and Figure 3.2.4 show examples of MOSFET switching waveforms at $-40^\circ C$ and $85^\circ C$.



Test conditions:

$V_{IN} = 5V$
 $V_{CT} = 0 \Leftrightarrow 5V$
 Output current: 5A
 $C_{OUT} = 4.7\mu F$
 $T_a = -40^\circ C$

Figure 3.2.3 Output waveforms with the auto output discharge function ($-40^\circ C$)



Test conditions:
 $V_{IN} = 5V$
 $V_{CT} = 0 \Leftrightarrow 5V$
 Output current: 5A
 $C_{OUT} = 4.7\mu F$
 $T_a = 85^\circ C$

Figure 3.2.4 Output waveforms with the auto output discharge function (85°C)

4. Design considerations

- Input and output capacitors

It is recommended to add input capacitor C_{IN} (C1) and output capacitor C_{OUT} (C2) to ensure stable operation of the TCK401G. Place capacitors of at least $1.0\mu F$ closer to the input and output pins. The tolerant voltage of these capacitors should be sufficiently higher than their operating voltage.

- V_{CT} pin

The V_{CT} pin of the TCK401G is a Schmitt-trigger input. The V_{CT} pin is tolerant of a voltage higher than the specified control voltage.

- V_{GATE} pin

The V_{GATE} output drives the gate inputs of external MOSFETs. When the V_{CT} input goes High, V_{GATE} output goes High with the TCK401G boosting up the voltage from V_{IN} input. The following shows the slew rate control function specification in the TCK401G datasheet.




Figure 4.1 Timing charts of the V_{CT} and V_{GATE} (from TCK401G datasheet)

Figure 4.1 shows the timing chart of the V_{CT} and V_{GATE} pins. The V_{GATE} ON time (t_{ON}) shown in the AC Characteristics table in the datasheet is the time required from the 50% point of V_{CT} rise edge when the V_{GATE} voltage reaches $V_{IN}+1V$. The slew rate control circuit maintains the slope of the V_{GATE} output. Therefore, the higher the V_{IN} voltage, the longer the V_{GATE} ON time (t_{ON}). The V_{GATE} OFF time (t_{OFF}) shown in the AC Characteristics table in the datasheet is the time required from the 50% point of V_{CT} fall edge when the V_{GATE} voltage reaches 0.5V.

- V_{SRC} pin

In the circuit which the TCK401G drives two MOSFETs, the V_{SRC} pin has internal MOSFET and make short-circuits to the V_{GATE} output through the source of the MOSFETs when the TCK401G turns off. The V_{SRC} pin may be left open if the MOSFET gate-source voltage (V_{GS}) has enough margin. In cases of the TCK401G driving only one MOSFET, the V_{SRC} pin may also be left open if the MOSFET gate-source voltage (V_{GS}) has enough margin. It is recommended to connect V_{SRC} to V_{OUT} if V_{GS} does not have an enough margin.

- DIS pin

Connect the DIS pin to V_{OUT} if automatic output discharge is necessary when the TCK401G turns off. Otherwise, the DIS pin may be left open.

- Overvoltage protection "off" time (t_{OVP})

Overvoltage lockout (OVLO) trips to turn off V_{GATE} when V_{IN} exceeds the maximum value of V_{in_opr} . The OVLO "off" time (t_{OVP}) is equal to the V_{GATE} OFF time (t_{OFF}).




Figure 4.2 T_{OVP} timing chart

- Undervoltage lockout (UVLO) circuit

Undervoltage lockout (UVLO) trips to turn off V_{GATE} when V_{IN} drops below the minimum value of V_{in_opr} .




Figure 4.3 UVLO timing chart

5. Product overview

5.1. TCK401G


5.1.1 Overview

The TCK401G MOSFET driver IC operates over a wide input voltage range of up to 28V.

- MOSFET driver IC in a small package
- High maximum input voltage: $V_{IN} (\max) = 40V$
- Wide input voltage range: $V_{IN} = 2.7$ to 28V
- Auto output discharge function
- Charge pump for V_{GATE}
- Inrush current suppression circuit
- Overvoltage lockout ($\geq 28V$)
- Undervoltage lockout ($\leq 2.7V$)
- Protection against reverse current from external back-to-back MOSFETs
- Package: WCSP6E (0.8 mm x 1.2 mm x 0.55 mm)


5.1.2. External view and pin assignment

External view and marking




Bottom view

Marking (top view)



401: TCK401G


Pin assignment (Top view)



Pin #	Name	Pin #	Name
A1	V_{GATE}	A2	V_{IN}
B1	V_{SRC}	B2	GND
C1	DIS	C2	V_{CT}

Figure 5.1.1 External view, marking, and pin assignment of the TCK401G

5.1.3 Internal block diagram



5.1.4 Pin description

Pin	Name	Description
A1	V _{GATE}	Gate driver output
A2	V _{IN}	Supply voltage
B1	V _{SRC}	It is recommended to connect the V _{SRC} output to the common source of external MOSFETs.
B2	GND	Ground
C1	DIS	Output discharge pin
C2	V _{CT}	Mode Control pin External MOSFETs turn on when V _{CT} = High and turn off when V _{CT} = Low.

Table 5.1.1 Pins of the TCK401G

5.2. SSM6K513NU

5.2.1 Overview

The SSM6K513NU is a silicon N-channel MOSFET for power management switch applications.

- High drain-source breakdown voltage: $V_{(BR)DSS} = 30V$ (min)
- Low on-resistance: $R_{DS(ON)} = 8.0m\Omega$ (typical) (@V_{GS} = 4.5V)

$$R_{DS(ON)} = 6.5m\Omega \text{ (typical) (@V}_{GS} = 10V)$$

5.2.2. External view and pin assignment




Figure 5.2.1 External view, marking, and pin assignment of the SSM6K513NU

5.2.3 Internal block diagram




Figure 5.2.2 Internal block diagram of the SSM6K513NU

Terms of Use

This terms of use is made between Toshiba Electronic Devices and Storage Corporation ("We") and customers who use documents and data that are consulted to design electronics applications on which our semiconductor devices are mounted ("this Reference Design"). Customers shall comply with this terms of use. Please note that it is assumed that customers agree to any and all this terms of use if customers download this Reference Design. We may, at its sole and exclusive discretion, change, alter, modify, add, and/or remove any part of this terms of use at any time without any prior notice. We may terminate this terms of use at any time and for any reason. Upon termination of this terms of use, customers shall destroy this Reference Design. In the event of any breach thereof by customers, customers shall destroy this Reference Design, and furnish us a written confirmation to prove such destruction.

1. Restrictions on usage

1. This Reference Design is provided solely as reference data for designing electronics applications. Customers shall not use this Reference Design for any other purpose, including without limitation, verification of reliability.
2. This Reference Design is for customer's own use and not for sale, lease or other transfer.
3. Customers shall not use this Reference Design for evaluation in high or low temperature, high humidity, or high electromagnetic environments.
4. This Reference Design shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.

2. Limitations

1. We reserve the right to make changes to this Reference Design without notice.
2. This Reference Design should be treated as a reference only. We are not responsible for any incorrect or incomplete data and information.
3. Semiconductor devices can malfunction or fail. When designing electronics applications by referring to this Reference Design, customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of semiconductor devices could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Customers must also refer to and comply with the latest versions of all relevant our information, including without limitation, specifications, data sheets and application notes for semiconductor devices, as well as the precautions and conditions set forth in the "Semiconductor Reliability Handbook".
4. When designing electronics applications by referring to this Reference Design, customers must evaluate the whole system adequately. Customers are solely responsible for all aspects of their own product design or applications. **WE ASSUME NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
5. No responsibility is assumed by us for any infringement of patents or any other intellectual property rights of third parties that may result from the use of this Reference Design. No license to any intellectual property right is granted by this terms of use, whether express or implied, by estoppel or otherwise.
6. **THIS REFERENCE DESIGN IS PROVIDED "AS IS". WE (a) ASSUME NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (b) DISCLAIM ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO THIS REFERENCE DESIGN, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.**

3. Export Control

Customers shall not use or otherwise make available this Reference Design for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). This Reference Design may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of this Reference Design are strictly prohibited except in compliance with all applicable export laws and regulations.

4. Governing Laws

This terms of use shall be governed and construed by laws of Japan.