TOSHIBA

RD Number: RD117

RD Title: TB67S142FTG Evaluation circuit BOM

Item No.	Designator	Quantity	Value	Part Number	Manufacturer	Description	Package	Not Mount
1	VM	1	Check terminal	-	-	Check pin		
2	GND	8	Check terminal	-	-	Check pin		
3	VREF	1	Check terminal	-	-	Check pin		
4	VDD	1	Check terminal	-	-	Check terminal		
5	ERR	1	Check terminal	-	-	Check terminal		
6	ALM	1	Check terminal	-	-	Check terminal		
7	МО	1	Check terminal	-	_	Check terminal		
8	LOUT	0	Check terminal	-	_	Check terminal		✓
9	COUT	0	Check terminal	-	_	Check terminal		✓
10	DOUT	0	Check terminal	-	-	Check terminal		✓
11	45	0	Check terminal	-	_	Check terminal		✓
12	46	1	Check terminal	-	_	Check terminal		
13	47	1	Check terminal	-	_	Check terminal		
14	48	1	Check terminal	-	_	Check terminal		
15	3	1	Check terminal	-	_	Check terminal		
16	5	1	Check terminal	-	_	Check terminal		
17	6	1	Check terminal	-	_	Check terminal		
18	7	1	Check terminal	-	_	Check terminal		
19	OUTA+	1	Check terminal	-	_	Check pin		
20	OUTA-	1	Check terminal	-	_	Check pin		
21	OUTB+	1	Check terminal	-	_	Check pin		
22	OUTB-	1	Check terminal	-	-	Check pin		
23	СОМА	1	Check terminal	-	_	Check pin		
24	СОМВ	1	Check terminal	-	-	Check pin		
25	ZD	1	CMZ36	CMZ36	TOSHIBA	Zener diode	M-FLAT	
26	R351	0	Not mount	-	-	Leaded resisitor		\checkmark

27	R352	0	Not mount	-	-	Leaded resisitor	√
28	R37	1	10kΩ 0.25W	-	-	Leaded resisitor	
29	R38	1	10kΩ 0.25W	-	-	Leaded resisitor	
30	R39	1	10kΩ 0.25W	-	-	Leaded resisitor	
31	R40	1	10kΩ 0.25W	-	-	Leaded resisitor	
32	C312	1	0.1µF 100V	-	-	Chip capacitor	
33	C33	1	0.1µF 100V	-	-	Chip capacitor	
34	C35	1	0.1µF 100V	-	_	Chip capacitor	
35	CDD	1	0.1µF 100V	-	-	Chip capacitor	
36	C13	0	0.1µF 100V	-	-	Chip capacitor	✓
37	C17	0	0.1µF 100V	-	—	Chip capacitor	\checkmark
38	C19	0	0.1µF 100V	-	-	Chip capacitor	✓
39	C23	0	0.1µF 100V	-	-	Chip capacitor	✓
40	C311	1	100µF 50V	-	-	Electrolytic capacitor	
41	SW3	0	Pin header 3P	-	—	Jumper	\checkmark
42		0	Jumper pin	-	_	Jumper Short	\checkmark
43	SW5	1	Pin header 3P	-	_	Jumper	
44		1	Jumper socket	-	_	Jumper Short	
45	SW6	1	Pin header 3P	-	_	Jumper	
46		1	Jumper socket	-	_	Jumper Short	
47	SW7	1	Pin header 3P	_	_	Jumper	
48		1	Jumper socket	_	_	Jumper Short	
49	SW45	0	Pin header 3P	-	—	Jumper	\checkmark
50		0	Jumper pin	-	_	Jumper Short	\checkmark
51	SW46	1	Pin header 3P	_	_	Jumper	
52		1	Jumper socket	_	_	Jumper Short	
53	SW47	1	Pin header 3P	-	_	Jumper	
54		1	Jumper socket	_	-	Jumper Short	
55	SW48	1	Pin header 3P	_	_	Jumper	
56		1	Jumper socket	_	_	Jumper Short	
57	CON1	1	Connector 6P	-	_	Connector 6P-2.5	
58	CON2	0	Connector 3P-2.5	-	-	Connector	√
59	CON3	0	Connector 3P-2.5	-	-	Connector	\checkmark
60	JPCC	1	Pin header 2P	-	-	Jumper	

61		1	Jumper socket	-	-	Jumper Short		
62	IC	1	TB67S142FTG	TB67S142FTG	TOSHIBA	Motor driver IC	QFN48	

Terms of Use

This terms of use is made between Toshiba Electronic Devices and Storage Corporation ("We") and customers who use documents and data that are consulted to design electronics applications on which our semiconductor devices are mounted ("this Reference Design"). Customers shall comply with this terms of use. Please note that it is assumed that customers agree to any and all this terms of use if customers download this Reference Design. We may, at its sole and exclusive discretion, change, alter, modify, add, and/or remove any part of this terms of use at any time without any prior notice. We may terminate this terms of use at any time and for any reason. Upon termination of this terms of use, customers shall destroy this Reference Design. In the event of any breach thereof by customers, customers shall destroy this Reference Design, and furnish us a written confirmation to prove such destruction.

1. Restrictions on usage

1. This Reference Design is provided solely as reference data for designing electronics applications. Customers shall not use this Reference Design for any other purpose, including without limitation, verification of reliability.

2. This Reference Design is for customer's own use and not for sale, lease or other transfer.

3. Customers shall not use this Reference Design for evaluation in high or low temperature, high humidity, or high electromagnetic environments.

4. This Reference Design shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.

2. Limitations

 We reserve the right to make changes to this Reference Design without notice.
This Reference Design should be treated as a reference only. We are not responsible for any incorrect or incomplete data and information.

3. Semiconductor devices can malfunction or fail. When designing electronics applications by referring to this Reference Design, customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of semiconductor devices could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Customers must also

refer to and comply with the latest versions of all relevant our information, including without limitation, specifications, data sheets and application notes for semiconductor devices, as well as the precautions and conditions set forth in the "Semiconductor Reliability Handbook".

4. When designing electronics applications by referring to this Reference Design, customers must evaluate the whole system adequately. Customers are solely responsible for all aspects of their own product design or applications. WE ASSUME NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.

5. No responsibility is assumed by us for any infringement of patents or any other intellectual property rights of third parties that may result from the use of this Reference Design. No license to any intellectual property right is granted by this terms of use, whether express or implied, by estoppel or otherwise.

6. THIS REFERENCE DESIGN IS PROVIDED "AS IS". WE (a) ASSUME NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (b) DISCLAIM ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO THIS REFERENCE DESIGN, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.

3. Export Control

Customers shall not use or otherwise make available this Reference Design for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). This Reference Design may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of this Reference Design are strictly prohibited except in compliance with all applicable export laws and regulations.

4. Governing Laws

This terms of use shall be governed and construed by laws of Japan.