



RD Number: RD124

RD Title: TC78B015FTG Evaluation circuit BOM

Item No.	Designator	Quantity	Value	Part Number	Manufacturer	Description	Package	Not Mount
1	R1	1	27k $\Omega$ 0.25W	—	—	Leaded resistor		
2	R2	2	Socket pin	—	—	Socket pin		
3		1	Socket + 39k $\Omega$ 0.25W	—	—	Leaded resistor		
4	R3	2	Socket pin	—	—	Socket pin		
5		1	Socket + 10k $\Omega$ 0.25W	—	—	Leaded resistor		
6	R4	2	Socket pin	—	—	Socket pin		
7		1	Socket + 10k $\Omega$ 0.25W	—	—	Leaded resistor		
8	R5	0	Not mount	—	—	Resistor		✓
9	R6	0	Not mount	—	—	Resistor		✓
10		2	Socket pin	—	—	Socket pin		
11		1	0 $\Omega$	—	—	Resistor		
12	R7	0	Not mount	—	—	Resistor		✓
13	R8	0	Not mount	—	—	Resistor		✓
14	R9	0	Not mount	—	—	Resistor		✓
15	R10	0	Not mount	—	—	Resistor		✓
16	R13	0	Not mount	—	—	Resistor		✓
17	R14	0	Not mount	—	—	Resistor		✓
18	R17	0	Not mount	—	—	Resistor		✓
19	R18	0	Not mount	—	—	Resistor		✓
20	R21	0	Not mount	—	—	Resistor		✓
21	R22	0	Not mount	—	—	Resistor		✓
22	R23	0	Not mount	—	—	Resistor		✓
23	R24	0	Not mount	—	—	Resistor		✓
24	R25	0	Not mount	—	—	Resistor		✓
25	R26	0	Not mount	—	—	Resistor		✓
26	R27	0	Not mount	—	—	Resistor		✓

27	R28	0	Not mount	—	—	Resistor		✓
28	R36	0	Not mount	—	—	Resistor		✓
29	R37	0	Not mount	—	—	Resistor		✓
30	R38	0	Not mount	—	—	Resistor		✓
31	R39	0	Not mount	—	—	Resistor		✓
32	C1	1	360pF 50V	—	—	Capacitor		
33	C2	1	0.1μF 50V	—	—	Capacitor		
34	C3	1	0.01μF 50V	—	—	Capacitor		
35		2	Socket pin	—	—	Socket pin		
36	C4	1	0.01μF 50V	—	—	Capacitor		
37	C7	1	0.1μF 50V	—	—	Capacitor		
38	C8	1	10μF 50V	—	—	Electrolytic capacitor		
39	C9	0	Not mount	—	—	Capacitor		✓
40	C10	0	Not mount	—	—	Capacitor		✓
41	C11	0	Not mount	—	—	Capacitor		✓
42	C12	0	Not mount	—	—	Capacitor		✓
43	C13	0	Not mount	—	—	Capacitor		✓
44	C15	0	Not mount	—	—	Capacitor		✓
45	C17	0	Not mount	—	—	Capacitor		✓
46	C18	0	Not mount	—	—	Capacitor		✓
47	C19	0	Not mount	—	—	Capacitor		✓
48	C20	0	Not mount	—	—	Capacitor		✓
49	C25	0	Not mount	—	—	Capacitor		✓
50	C26	1	Socket + 10kΩ 0.25W	—	—	Leaded resistor		
51		2	Socket pin	—	—	Socket pin		
52	JP1	1	Pin header 2P	—	—	Jumper		
53		1	Jumper socket	—	—	Short pin		
54	JP2	1	Pin header 2P	—	—	Jumper		
55		1	Jumper socket	—	—	Short pin		
56	JP3	1	Pin header 2P	—	—	Jumper		
57		0	Jumper socket	—	—	Short pin		✓
58	JP4	1	Pin header 2P	—	—	Jumper		
59		0	Jumper socket	—	—	Short pin		✓
60	JP5	1	Pin header 2P	—	—	Jumper		

61		0	Jumper socket	–	–	Short pin		✓
62	JP6	1	Pin header 2P	–	–	Jumper		
63		0	Jumper socket	–	–	Short pin		✓
64	JP7	1	Pin header 2P	–	–	Jumper		
65		0	Jumper socket	–	–	Short pin		✓
66	JP8	1	Pin header 2P	–	–	Jumper		
67		1	Jumper socket	–	–	Short pin		
68	JP9	1	Pin header 2P	–	–	Jumper		
69		0	Jumper socket	–	–	Short pin		✓
70	JP10	1	Pin header 2P	–	–	Jumper		
71		0	Jumper socket	–	–	Short pin		✓
72	JP11	1	Pin header 2P	–	–	Jumper		
73		0	Jumper socket	–	–	Short pin		✓
74	JP12	1	Pin header 2P	–	–	Jumper		
75		1	Jumper socket	–	–	Short pin		
76	JP13	1	Pin header 2P	–	–	Jumper		
77		1	Jumper socket	–	–	Short pin		
78	JP14	1	Pin header 2P	–	–	Jumper		
79		0	Jumper socket	–	–	Short pin		✓
80	JP15	1	Pin header 2P	–	–	Jumper		
81		0	Jumper socket	–	–	Short pin		✓
82	JP16	1	Pin header 2P	–	–	Jumper		
83		0	Jumper socket	–	–	Short pin		✓
84	JP19	1	Pin header 2P	–	–	Jumper		
85		1	Jumper socket	–	–	Short pin		
86	JP20	1	Pin header 2P	–	–	Jumper		
87		1	Jumper socket	–	–	Short pin		
88	JP21	1	Pin header 2P	–	–	Jumper		
89		0	Jumper socket	–	–	Short pin		✓
90	JP22	1	Pin header 2P	–	–	Jumper		
91		0	Jumper socket	–	–	Short pin		✓
92	JP23	1	Pin header 2P	–	–	Jumper		
93		0	Jumper socket	–	–	Short pin		✓
94	SW1	1	Toggle switch	–	–	3P toggle switch		

95	SW2	1	Toggle switch	-	-	3P toggle switch		
96	SW3	1	Toggle switch	-	-	3P toggle switch		
97	SW4	1	Toggle switch	-	-	3P toggle switch		
98	SW6	1	Toggle switch	-	-	3P toggle switch		
99	VR1(VST)	1	50k $\Omega$ 0.5W	-	-	Variable resistor		
100	VR2(LA)	1	50k $\Omega$ 0.5W	-	-	Variable resistor		
101	VR3(MVM)	0	Not mount	-	-	Variable resistor		✓
102		0	Socket pin	-	-	Socket pin		✓
103		0	0 $\Omega$	-	-	0 $\Omega$ resistor		✓
104	VR4(TST/VSP)	0	Not mount	-	-	Variable resistor		✓
105		2	Socket pin	-	-	Socket pin		
106		1	0 $\Omega$	-	-	0 $\Omega$ resistor		
107	HUP	1	Check terminal	-	-	Logic pin		
108	HUM	1	Check terminal	-	-	Logic pin		
109	HUP1	1	Check terminal	-	-	Logic pin		
110	HUM1	1	Check terminal	-	-	Logic pin		
111	VREG	1	Check terminal	-	-	Logic pin		
112	SGND	7	Check terminal	-	-	Logic pin		
113	U	1	Check terminal	-	-	Logic pin		
114	V	1	Check terminal	-	-	Logic pin		
115	W	1	Check terminal	-	-	Logic pin		
116	FG_OUT	1	Check terminal	-	-	Logic pin		
117	LD_OUT	1	Check terminal	-	-	Logic pin		
118	VM	1	Check terminal	-	-	Logic pin		
119	PGND	1	Check terminal	-	-	Logic pin		
120	TST/VSP	1	Check terminal	-	-	Logic pin		
121	VST	1	Check terminal	-	-	Logic pin		
122	FST	1	Check terminal	-	-	Logic pin		
123	MVM	1	Check terminal	-	-	Logic pin		
124	LA	1	Check terminal	-	-	Logic pin		
125	SEL_FG	1	Check terminal	-	-	Logic pin		
126	CW/CCW	1	Check terminal	-	-	Logic pin		
127	BRAKE	1	Check terminal	-	-	Logic pin		
128	SEL_LD	1	Check terminal	-	-	Logic pin		



## Terms of Use

This terms of use is made between Toshiba Electronic Devices and Storage Corporation ("We") and customers who use documents and data that are consulted to design electronics applications on which our semiconductor devices are mounted ("this Reference Design"). Customers shall comply with this terms of use. Please note that it is assumed that customers agree to any and all this terms of use if customers download this Reference Design. We may, at its sole and exclusive discretion, change, alter, modify, add, and/or remove any part of this terms of use at any time without any prior notice. We may terminate this terms of use at any time and for any reason. Upon termination of this terms of use, customers shall destroy this Reference Design. In the event of any breach thereof by customers, customers shall destroy this Reference Design, and furnish us a written confirmation to prove such destruction.

### 1. Restrictions on usage

1. This Reference Design is provided solely as reference data for designing electronics applications. Customers shall not use this Reference Design for any other purpose, including without limitation, verification of reliability.
2. This Reference Design is for customer's own use and not for sale, lease or other transfer.
3. Customers shall not use this Reference Design for evaluation in high or low temperature, high humidity, or high electromagnetic environments.
4. This Reference Design shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.

### 2. Limitations

1. We reserve the right to make changes to this Reference Design without notice.
2. This Reference Design should be treated as a reference only. We are not responsible for any incorrect or incomplete data and information.
3. Semiconductor devices can malfunction or fail. When designing electronics applications by referring to this Reference Design, customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of semiconductor devices could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Customers must also

refer to and comply with the latest versions of all relevant our information, including without limitation, specifications, data sheets and application notes for semiconductor devices, as well as the precautions and conditions set forth in the "Semiconductor Reliability Handbook".

4. When designing electronics applications by referring to this Reference Design, customers must evaluate the whole system adequately. Customers are solely responsible for all aspects of their own product design or applications. WE ASSUME NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
5. No responsibility is assumed by us for any infringement of patents or any other intellectual property rights of third parties that may result from the use of this Reference Design. No license to any intellectual property right is granted by this terms of use, whether express or implied, by estoppel or otherwise.
6. THIS REFERENCE DESIGN IS PROVIDED "AS IS". WE (a) ASSUME NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (b) DISCLAIM ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO THIS REFERENCE DESIGN, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.

### 3. Export Control

Customers shall not use or otherwise make available this Reference Design for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). This Reference Design may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of this Reference Design are strictly prohibited except in compliance with all applicable export laws and regulations.

### 4. Governing Laws

This terms of use shall be governed and construed by laws of Japan.