

RD Number: RD097

RD Title: TC78S122FNG Evaluation circuit BOM

Item No.	Designator	Quantity	Value	Part Number	Manufacturer	Description	Package	Not Mount
1	OSCM	1	Check terminal	—	—	Logic pin		
2	OUT_A+	1	Check terminal	—	—	Logic pin		
3	OUT_A-	1	Check terminal	—	—	Logic pin		
4	OUT_B+	1	Check terminal	—	—	Logic pin		
5	OUT_B-	1	Check terminal	—	—	Logic pin		
6	OUT_C+	1	Check terminal	—	—	Logic pin		
7	OUT_C-	1	Check terminal	—	—	Logic pin		
8	OUT_D+	1	Check terminal	—	—	Logic pin		
9	OUT_D-	1	Check terminal	—	—	Logic pin		
10	RSA	1	Check terminal	—	—	Logic pin		
11	RSB	1	Check terminal	—	—	Logic pin		
12	VCC	1	Check terminal	—	—	Logic pin		
13	VM	1	Check terminal	—	—	Logic pin		
14	VDD	1	Check terminal	—	—	Logic pin		
15	VREF_A	1	Check terminal	—	—	Logic pin		
16	VREF_B	1	Check terminal	—	—	Logic pin		
17	VREF_C	1	Check terminal	—	—	Logic pin		
18	VREF_D	1	Check terminal	—	—	Logic pin		
19	MODE0	1	Check terminal	—	—	Logic pin		
20	MODE1	1	Check terminal	—	—	Logic pin		
21	MODE2	1	Check terminal	—	—	Logic pin		
22	SLEEP	1	Check terminal	—	—	Logic pin		
23	ALERT	1	Check terminal	—	—	Logic pin		
24	CLK_AB	1	Check terminal	—	—	Logic pin		
25	ENABLE_AB	1	Check terminal	—	—	Logic pin		
26	CLK_CD	1	Check terminal	—	—	Logic pin		

27	ENABLE_CD	1	Check terminal	–	–	Logic pin		
28	D_TBLANK_AB	1	Check terminal	–	–	Logic pin		
29	D_TBLANK_CD	1	Check terminal	–	–	Logic pin		
30	MO_AB	1	Check terminal	–	–	Logic pin		
31	CW/CCW_AB	1	Check terminal	–	–	Logic pin		
32	AB_MODE1	1	Check terminal	–	–	Logic pin		
33	AB_MODE2	1	Check terminal	–	–	Logic pin		
34	MO_CD	1	Check terminal	–	–	Logic pin		
35	CW/CCW_CD	1	Check terminal	–	–	Logic pin		
36	CD_MODE1	1	Check terminal	–	–	Logic pin		
37	CD_MODE2	1	Check terminal	–	–	Logic pin		
38	GND1	1	Check terminal	–	–	Logic pin		
39	GND2	1	Check terminal	–	–	Logic pin		
40	GND3	1	Check terminal	–	–	Logic pin		
41	GND4	1	Check terminal	–	–	Logic pin		
42	GND5	1	Check terminal	–	–	Logic pin		
43	GND6	1	Check terminal	–	–	Logic pin		
44	GND7	1	Check terminal	–	–	Logic pin		
45	GND8	1	Check terminal	–	–	Logic pin		
46	C_OSCM	1	270pF 50V	–	–	Ceramic capacitor		
47	C_VCC	1	1µF 50V	–	–	Chip capacitor		
48	C_VM1	1	100µF 50V	–	–	Electrolytic capacitor		
49	C_VDD	1	10µF 50V	–	–	Electrolytic capacitor		
50	C_VRFA	1	0.1µF 50V	–	–	Chip capacitor		
51	C_VRFB	1	0.1µF 50V	–	–	Chip capacitor		
52	R_MO_AB	1	10kΩ 0.25W	–	–	Resistor		
53	R_MO_CD	1	10kΩ 0.25W	–	–	Resistor		
54	R_ALERT	1	10kΩ 0.25W	–	–	Resistor		
55	R_OSCM	1	120kΩ 0.25W	–	–	Resistor		
56	R_VREFA	0	Not mount	–	–	Variable resistor		✓
57	R_VREFB	0	Not mount	–	–	Variable resistor		✓
58	R_VREFC	0	Not mount	–	–	Variable resistor		✓
59	R_VREFD	0	Not mount	–	–	Variable resistor		✓
60	R_RSA	1	0.22Ω 0.5W	–	–	Chip resistor		

61	R_RSB	1	0.22Ω 0.5W	-	-	Chip resistor		
62	R_RSC	1	0.22Ω 0.5W	-	-	Chip resistor		
63	R_RSD	1	0.22Ω 0.5W	-	-	Chip resistor		
64	C_VM2	1	0.1μF 50V	-	-	Chip capacitor		
65	C_VRFC	1	0.1μF 50V	-	-	Chip capacitor		
66	C_VRFD	1	0.1μF 50V	-	-	Chip capacitor		
67	SW1	1	Pin header 3P	-	-	Jumper		
68		1	Jumper socket	-	-	Jumper Short		
69	SW2	0	Pin header 3P	-	-	Jumper		✓
70		0	Jumper socket	-	-	Jumper Short		✓
71	SW3	1	Pin header 3P	-	-	Jumper		
72		1	Jumper socket	-	-	Jumper Short		
73	SW4	0	Pin header 3P	-	-	Jumper		✓
74		0	Jumper socket	-	-	Jumper Short		✓
75	SW5	1	Pin header 3P	-	-	Jumper		
76		1	Jumper socket	-	-	Jumper Short		
77	SW6	1	Pin header 3P	-	-	Jumper		
78		1	Jumper socket	-	-	Jumper Short		
79	SW7	1	Pin header 3P	-	-	Jumper		
80		1	Jumper socket	-	-	Jumper Short		
81	SW8	1	Pin header 3P	-	-	Jumper		
82		1	Jumper socket	-	-	Jumper Short		
83	SW9	1	Pin header 3P	-	-	Jumper		
84		1	Jumper socket	-	-	Jumper Short		
85	SW10	1	Pin header 3P	-	-	Jumper		
86		1	Jumper socket	-	-	Jumper Short		
87	SW11	1	Pin header 3P	-	-	Jumper		
88		1	Jumper socket	-	-	Jumper Short		
89	SW12	0	Pin header 3P	-	-	Jumper		✓
90		0	Jumper socket	-	-	Jumper Short		✓
91	SW13	1	Pin header 3P	-	-	Jumper		
92		1	Jumper socket	-	-	Jumper Short		
93	SW14	1	Pin header 3P	-	-	Jumper		
94		1	Jumper socket	-	-	Jumper Short		

Terms of Use

This terms of use is made between Toshiba Electronic Devices and Storage Corporation ("We") and customers who use documents and data that are consulted to design electronics applications on which our semiconductor devices are mounted ("this Reference Design"). Customers shall comply with this terms of use. Please note that it is assumed that customers agree to any and all this terms of use if customers download this Reference Design. We may, at its sole and exclusive discretion, change, alter, modify, add, and/or remove any part of this terms of use at any time without any prior notice. We may terminate this terms of use at any time and for any reason. Upon termination of this terms of use, customers shall destroy this Reference Design. In the event of any breach thereof by customers, customers shall destroy this Reference Design, and furnish us a written confirmation to prove such destruction.

1. Restrictions on usage

1. This Reference Design is provided solely as reference data for designing electronics applications. Customers shall not use this Reference Design for any other purpose, including without limitation, verification of reliability.
2. This Reference Design is for customer's own use and not for sale, lease or other transfer.
3. Customers shall not use this Reference Design for evaluation in high or low temperature, high humidity, or high electromagnetic environments.
4. This Reference Design shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.

2. Limitations

1. We reserve the right to make changes to this Reference Design without notice.
2. This Reference Design should be treated as a reference only. We are not responsible for any incorrect or incomplete data and information.
3. Semiconductor devices can malfunction or fail. When designing electronics applications by referring to this Reference Design, customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of semiconductor devices could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Customers must also

refer to and comply with the latest versions of all relevant our information, including without limitation, specifications, data sheets and application notes for semiconductor devices, as well as the precautions and conditions set forth in the "Semiconductor Reliability Handbook".

4. When designing electronics applications by referring to this Reference Design, customers must evaluate the whole system adequately. Customers are solely responsible for all aspects of their own product design or applications. WE ASSUME NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.

5. No responsibility is assumed by us for any infringement of patents or any other intellectual property rights of third parties that may result from the use of this Reference Design. No license to any intellectual property right is granted by this terms of use, whether express or implied, by estoppel or otherwise.

6. THIS REFERENCE DESIGN IS PROVIDED "AS IS". WE (a) ASSUME NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (b) DISCLAIM ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO THIS REFERENCE DESIGN, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.

3. Export Control

Customers shall not use or otherwise make available this Reference Design for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). This Reference Design may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of this Reference Design are strictly prohibited except in compliance with all applicable export laws and regulations.

4. Governing Laws

This terms of use shall be governed and construed by laws of Japan.