

# **32-bit RISC Microcontroller Reference Manual**

## **Flash Memory (Code Flash: 256KB/128KB) (FLASH256U2-A)**

**Revision 1.2**

---

**2025-09**

**Toshiba Electronic Devices & Storage Corporation**

## Contents

Preface .....	8
Related Documents .....	8
Conventions .....	9
Terms and Abbreviation .....	11
1. Outline .....	12
1.1. Memory Map .....	14
2. Configuration .....	15
2.1. Block Diagram .....	15
2.2. Configuration of Code Flash .....	16
2.2.1. Unit of Composition .....	16
2.2.2. User Information Area Configuration of Code Flash .....	17
2.2.3. Programming and Erasing Time of Code Flash .....	17
3. Function and Operation Explanation .....	18
Precautions .....	18
3.1. Code Flash .....	19
3.1.1. Command Sequence of Code Flash .....	19
3.1.1.1. List of Command Sequence of Code Flash .....	19
3.1.1.2. Address Bit Configuration in Bus Write Cycle (Code Flash) .....	21
3.1.1.3. Area Address (AA), Block Address (BA): Code Flash .....	23
3.1.1.4. Protect Bit Assignment (PBA): Code Flash .....	23
3.1.1.5. ID-Read Code (IA, ID): Code Flash .....	24
3.1.1.6. Memory Swap Bit Assignment (MSA) .....	24
3.2. Flowchart .....	25
3.2.1. Automatic Programming .....	25
3.2.2. Automatic Erasing .....	27
3.2.3. Protect Bit .....	29
3.2.4. Security Bit .....	31
3.2.5. Memory Swap .....	33
4. Details of Flash Memory .....	35
4.1. Functions .....	35
4.1.1. Operation Mode of Flash Memory .....	36
4.1.2. How to Execute Command .....	36
4.1.3. Command Description .....	38
4.1.3.1. Automatic Programming .....	38
4.1.3.2. Automatic Chip Erasing .....	39
4.1.3.3. Automatic Area Erasing .....	39
4.1.3.4. Automatic Block Erasing .....	40
4.1.3.5. Automatic Page Erasing .....	40
4.1.3.6. Automatic Protect Bit Programming .....	40
4.1.3.7. Automatic Protect Bit Erasing .....	41
4.1.3.8. Automatic Security Bit Programming .....	41

4.1.3.9. Automatic Security Bit Erasing .....	42
4.1.3.10. ID-Read.....	43
4.1.3.11. Read/Reset Command .....	43
4.1.3.12. Automatic Memory Swap Programming .....	43
4.1.3.13. Automatic Memory Swap Erasing.....	44
4.1.4. Stopping Automatic Chip Erasing Operation .....	44
4.1.5. Completion Detection of Automatic Operation.....	45
4.1.5.1. Procedure .....	45
4.1.6. Protection Function.....	45
4.1.6.1. How to Enable Protection Function .....	46
4.1.6.2. How to Disable Protection Function.....	46
4.1.6.3. Protection Function Temporary Disable Function .....	46
4.1.7. Security Function.....	47
4.1.7.1. How to Enable Security Function .....	47
4.1.7.2. How to Disable Security Function.....	47
4.1.7.3. Operation .....	47
4.1.8. Memory Swap Function.....	48
4.1.8.1. How to Enable Memory Swap Function.....	48
4.1.8.2. How to Set.....	49
4.1.8.3. Erasing Memory Swap Information .....	50
4.1.9. User Information Area.....	51
4.1.9.1. Switching Procedure of User Information Area .....	51
4.1.9.2. How to Program Data to User Information Area .....	51
4.1.9.3. How to Erase User Information Area .....	51
4.1.10. Read Buffer .....	52
4.1.10.1. Read Buffer Operation .....	53
5. Registers .....	54
5.1. Register List.....	54
5.2. Detail of Register .....	55
5.2.1. <i>[FCSBMR]</i> (Flash Security Bit Mask Register) .....	55
5.2.2. <i>[FCSSR]</i> (Flash Security Status Register).....	55
5.2.3. <i>[FCKCR]</i> (Flash Key Code Register).....	55
5.2.4. <i>[FCSR0]</i> (Flash Status Register 0) .....	56
5.2.5. <i>[FCPSR0]</i> (Flash Protection Status Register 0).....	56
5.2.6. <i>[FCPSR1]</i> (Flash Protect Status Register 1) .....	57
5.2.7. <i>[FCPMR0]</i> (Flash Protect Mask Register 0) .....	57
5.2.8. <i>[FCPMR1]</i> (Flash Protect Mask Register 1) .....	58
5.2.9. <i>[FCSR1]</i> (Flash Status Register 1) .....	58
5.2.10. <i>[FCSWPSR]</i> (Flash Memory SWAP Status Register).....	59
5.2.11. <i>[FCAREASEL]</i> (Flash Area Selection Register).....	60
5.2.12. <i>[FCCR]</i> (Flash Control Register).....	61
5.2.13. <i>[FCSTSCLR]</i> (Flash Status Clear Register) .....	61
5.2.14. <i>[FCBNKCR]</i> (Flash Bank Change Register) .....	61
5.2.15. <i>[FCACCR]</i> (Flash Access Control Register) .....	62
5.2.16. <i>[FCBUFDISCLR]</i> Flash Buffer Disable/Clear Register .....	63

6. Programming Method .....	64
6.1. Initialization .....	64
6.2. Mode Description .....	64
6.3. Mode Determination .....	65
6.4. Memory Map in Each Mode .....	65
6.5. How to Reprogram Flash Memory .....	66
6.5.1. (1-A) Example Procedure that Reprogramming Routine Stored in Flash Memory .....	67
6.5.1.1. Step-1 .....	67
6.5.1.2. Step-2 .....	68
6.5.1.3. Step-3 .....	68
6.5.1.4. Step-4 .....	69
6.5.1.5. Step-5 .....	69
6.5.1.6. Step-6 .....	70
6.5.2. (1-B) Example Procedure that Reprogramming Routine is Transferred from Host .....	71
6.5.2.1. Step-1 .....	71
6.5.2.2. Step-2 .....	72
6.5.2.3. Step-3 .....	72
6.5.2.4. Step-4 .....	73
6.5.2.5. Step-5 .....	73
6.5.2.6. Step-6 .....	74
6.6. How to Reprogram Flash Memory in Single Boot Mode .....	75
6.6.1. Outlines .....	75
6.6.2. Mode Setting .....	76
6.6.3. Interface Specifications .....	76
6.6.3.1. Communicate by UART .....	76
6.6.4. General Flowchart of Internal Boot Program .....	77
6.6.5. Restrictions on Memories .....	78
6.6.6. Operation Command .....	78
6.6.6.1. RAM Transfer .....	78
6.6.6.2. Flash Memory Erasing .....	78
6.6.7. Common Operation Regardless of Command .....	79
6.6.7.1. Serial Communication Determination .....	79
6.6.7.2. Acknowledgement Response Data .....	79
6.6.7.3. Password .....	81
6.6.7.4. CHECKSUM Calculation .....	83
6.6.8. Communication Rules of RAM Transfer Command .....	84
6.6.9. Communication Rules of Flash Memory Erasing Command .....	87
6.6.10. Reprogramming Procedure of Flash Memory Using Reprogramming Algorithm in BOOT ROM .....	88
6.6.10.1. Step-1 .....	88
6.6.10.2. Step-2 .....	89
6.6.10.3. Step-3 .....	89
6.6.10.4. Step-4 .....	90
6.6.10.5. Step-5 .....	90
6.6.10.6. Step-6 .....	91
6.7. How to Reprogram User Boot Program .....	92

---

6.7.1. Example of Flash Memory Reprogramming Procedure.....	92
6.7.1.1. Step-1 .....	92
6.7.1.2. Step-2 .....	93
6.7.1.3. Step-3 .....	93
6.7.1.4. Step-4 .....	94
6.7.1.5. Step-5 .....	94
6.7.1.6. Step-6 .....	95
6.7.1.7. Step-7 .....	95
6.7.1.8. Step-8 .....	96
6.7.1.9. Step-9 .....	96
6.7.1.10. Step-10 .....	97
7. General Precautions .....	98
8. Revision History .....	99
RESTRICTIONS ON PRODUCT USE.....	100

## List of Figures

Figure 1.1	Example of Memory Map (Code: 256KB).....	14
Figure 2.1	Block Diagram of Flash Memory .....	15
Figure 3.1	Flowchart of Automatic Programming (1).....	25
Figure 3.2	Flowchart of Automatic Programming (2).....	26
Figure 3.3	Flowchart of Automatic Erasing (1).....	27
Figure 3.4	Flowchart of Automatic Erasing (2).....	28
Figure 3.5	Flowchart of Protect (1).....	29
Figure 3.6	Flowchart of Protect (2).....	30
Figure 3.7	Flowchart of Security (1).....	31
Figure 3.8	Flowchart of Security (2).....	32
Figure 3.9	Flowchart of Memory Swap (1).....	33
Figure 3.10	Flowchart of Memory Swap (2).....	34
Figure 4.1	Example of Memory Swap Procedure .....	50
Figure 4.2	Example of Read Buffer Operation when Read Buffer is Disabled.....	53
Figure 4.3	Example of Read Buffer Operation when Read Buffer is Enabled.....	53
Figure 6.1	Procedure that Reprogramming Routine Stored in Flash Memory (1).....	67
Figure 6.2	Procedure that Reprogramming Routine Stored in Flash memory (2).....	68
Figure 6.3	Procedure that Reprogramming Routine Stored in Flash Memory (3).....	68
Figure 6.4	Procedure that Reprogramming Routine Stored in Flash memory (4).....	69
Figure 6.5	Procedure that Reprogramming Routine Stored in Flash Memory (5).....	69
Figure 6.6	Procedure that Reprogramming Routine Stored in Flash Memory (6).....	70
Figure 6.7	Procedure that Reprogramming Routine is Transferred from External Host Controller (1) .....	71
Figure 6.8	Procedure that Reprogramming Routine is Transferred from External Host Controller (2) .....	72
Figure 6.9	Procedure that Reprogramming Routine is Transferred from External Host Controller (3) .....	72
Figure 6.10	Procedure that Reprogramming Routine is Transferred from External Host Controller (4) .....	73
Figure 6.11	Procedure that Reprogramming Routine is Transferred from External Host Controller (5) .....	73
Figure 6.12	Procedure that Reprogramming Routine is Transferred from Host (6) .....	74
Figure 6.13	General Flowchart of Internal Boot Program.....	77
Figure 6.14	Password Communication Data Configuration (Example of Transmission) .....	82
Figure 6.15	Reprogramming Procedure of Flash Memory Using Reprogramming Algorithm in Internal Boot Program (1) .....	88
Figure 6.16	Reprogramming Procedure of Flash Memory Using Reprogramming Algorithm in Internal Boot Program (2) .....	89
Figure 6.17	Reprogramming Procedure of Flash Memory Using Reprogramming Algorithm in Internal Boot Program (3) .....	89
Figure 6.18	Reprogramming Procedure of Flash Memory Using Reprogramming Algorithm in Internal Boot Program (4) .....	90
Figure 6.19	Reprogramming Procedure of Flash Memory Using Reprogramming Algorithm in Internal Boot Program (5) .....	90
Figure 6.20	Reprogramming Procedure of Flash Memory Using Reprogramming Algorithm in Internal Boot Program (6) .....	91
Figure 6.21	Reprogram by User Boot Program (1).....	92
Figure 6.22	Reprogram by User Boot Program (2).....	93
Figure 6.23	Reprogram by User Boot Program (3).....	93
Figure 6.24	Reprogram by User Boot Program (4).....	94
Figure 6.25	Reprogram by User Boot Program (5).....	94
Figure 6.26	Reprogram by User Boot Program (6).....	95
Figure 6.27	Reprogram by User Boot Program (7).....	95
Figure 6.28	Reprogram by User Boot Program (8).....	96
Figure 6.29	Reprogram by User Boot Program (9).....	96
Figure 6.30	Reprogram by User Boot Program (10).....	97

## List of Tables

Table 1.1	Functional Description (Code Flash).....	12
Table 1.2	Functional Description (User Information Area).....	13
Table 2.1	Signal List.....	15
Table 2.2	Block Configuration of 256KB Code Flash.....	16
Table 2.3	Block Configuration of 128KB Code Flash.....	16
Table 2.4	User Information Area Configuration of Code Flash .....	17
Table 2.5	Programming and Erasing Time of Code Flash .....	17
Table 3.1	JEDEC Compliant Functions .....	18
Table 3.2	Command Sequence (Code Flash).....	19
Table 3.3	Address Bit Configuration in Bus Write Cycle (Code Flash).....	21
Table 3.4	Protect Bit Selection by Programming Address .....	23
Table 3.5	ID-Read Command Code Assignment and Code Contents (Code Flash) .....	24
Table 3.6	Setting Values to Memory Swap Address in Memory Swap Programming Command, and Example of Address.....	24
Table 4.1	Flash Memory Function.....	35
Table 4.2	Detection of Completion of Programming/Erasing Flash.....	45
Table 4.3	Flash Memory Operation and Debug Function When Security Function is Enabled .....	47
Table 6.1	Mode and Operation.....	64
Table 6.2	Operation Mode Setting.....	65
Table 6.3	Functions and Commands .....	75
Table 6.4	Example of Used Pins (UART).....	76
Table 6.5	Restrictions on Memories in Single Boot Mode .....	78
Table 6.6	Operation Commands in Single Boot Mode.....	78
Table 6.7	Setting of Baud Rate in Single Boot Mode (fc = 10MHz, without Error).....	79
Table 6.8	ACK Response Data Corresponding to Serial Operation Determination Data.....	79
Table 6.9	ACK Response Data Corresponding to Operation Command Data.....	80
Table 6.10	ACK Response Data Corresponding to CHECKSUM Data.....	80
Table 6.11	ACK Response Data Corresponding to Flash Memory Erasing Operation .....	80
Table 6.12	Password Setting Values and Setting Ranges.....	83
Table 6.13	Communication Rules of RAM Transfer Command.....	84
Table 6.14	Communication Rules of Flash Memory Erasing Command .....	87
Table 8.1	Revision History.....	99

### Preface

### Related Documents

Document name
Clock Control and Operation Mode
Exception
Input/Output Ports
Product Information
Asynchronous Serial Communication Circuit

### Conventions

- Numeric formats follow the rules as shown below:

Hexadecimal:	0xABCD	
Decimal:	123 or 0d123	- Only when it needs to be explicitly shown that they are decimal numbers.
Binary:	0b111	- It is possible to omit the "0b" when the number of bits can be distinctly understood from a sentence.
- "\_N" is added to the end of signal names to indicate low active signals.
- It is called "assert" that a signal moves to its active level, "deassert" to its inactive level.
- When two or more signal names are referred, they are described like as [m:n].  
Example: S[3:0] shows four signal names S3, S2, S1 and S0 together.
- The characters surrounded by **//** defines the register.  
Example: **[ABCD]**
- "n" substitutes suffix number of two or more same kind of registers, fields, and bit names.  
Example: **[XYZ1], [XYZ2], [XYZ3] → [XYZn]**
- "x" substitutes suffix number or character of units and channels in the register list.
- In case of unit, "x" means A, B, and C, ...  
Example: **[ADACR0], [ADBCR0], [ADCCR0] → [ADxCR0]**
- In case of channel, "x" means 0, 1, and 2, ...  
Example: **[T32A0RUNA], [T32A1RUNA], [T32A2RUNA] → [T32AxRUNA]**
- The bit range of a register is written like as [m: n].  
Example: Bit[3: 0] expresses the range of bit 3 to 0.
- The configuration value of a register is expressed by either the hexadecimal number or the binary number.  
Example: **[ABCD]<EFG> = 0x01 (hexadecimal), [XYZn]<VW> = 1 (binary)**
- Word and byte represent the following bit length.

Byte:	8 bits
Half word:	16 bits
Word:	32 bits
Double word:	64 bits
- Properties of each bit in a register are expressed as follows:

R:	Read only
W:	Write only
R/W:	Read and write are possible.
- Unless otherwise specified, register access supports only word access.
- The register defined as "Reserved" must not be rewritten. Moreover, do not use the read value.
- The value read from the bit having default value of "-" is unknown.
- When a register containing both of writable bits and read-only bits is written, read-only bits should be written with their default value. In the cases that default is "-", follow the definition of each register.
- Reserved bits of the write-only register should be written with their default value. In the cases that default is "-", follow the definition of each register.
- Do not use read-modified-write processing to the register of a definition which is different by writing and read out.

All other company names, product names, and service names mentioned herein may be trademarks of their respective companies.

### Terms and Abbreviation

Some of abbreviations used in this document are as follows:

ACK	Acknowledgement
Addr	Address
Adr	Address
BLK	Block
KB	Kilo Bytes
PG	Page
POR	Power-on Reset
PORF	Power-on Reset for Flash and Debug
SFR	Special Function Register
UART	Asynchronous Serial Communication Circuit

## 1. Outline

The code Flash which stores a program code is explained.

A code Flash stores an instruction code, and CPU reads and executes it.

There is user information area which can be accessed in a code Flash by switching bank. Since user information area is not erased by a chip erasing command, an unique management number, and etc. can be written to it.

**Table 1.1 Functional Description (Code Flash)**

Area	Function	Basic function	Functional description	Comments
Code Flash 256KB 128KB	Programming and erasing	Automatic programming	Data programming is performed at 4 words (16 bytes).	
		Automatic chip erasing	Erasing all area of a Flash memory is performed automatically.	Except user information area in code Flash.
		Automatic area erasing	Erasing in an area unit is performed automatically.	
		Automatic block erasing	Erasing in a block unit is performed automatically.	
		Automatic page erasing	Erasing in a page unit is performed automatically.	
	Program/erase protection	Protection	Programming and erasing can be prohibited per block. (Note)	
	Security	Security	Prohibition of read-out from the Flash memory by a flash writer and of using a debugging tool.	
	Memory swap	Automatic memory swap	Swap /swap release /swap size specification of a code Flash block is performed automatically.	
	Execute instruction	Execute instruction	Instructions can be executed.	
	Read control	Access time selection	The access time can be changed to optimize the usage conditions (System clock).	
		Read buffer	Access on a minimum of one clock is possible.	

Note: First 32KB of each block must be protected by page unit.

**Table 1.2 Functional Description (User Information Area)**

Flash memory	Function classification	Function	Functional description	Comments
User information area (Code Flash) 2KB	Programming and erasing	Automatic programming	Data programming is performed at 4 words (16 bytes).	
		Automatic page erasing	Erasing all the user information area is performed automatically.	
	Security	Security	Prohibition of read-out of the Flash memory by a flash writer and the usage restrictions of a debugging function can be carried out.	It is controlled by the operation on the code Flash side.
	Execute instruction	-	-	Execution of instruction cannot be performed.

## 1.1. Memory Map




Figure 1.1 Example of Memory Map (Code: 256KB)

Note: For details on the built-in memory for each product, refer to the "Memory Map" chapter of the reference manual "Clock Control and Operation Mode".

## 2. Configuration

### 2.1. Block Diagram

The block diagram of a Flash memory and a signal list are shown.




Figure 2.1 Block Diagram of Flash Memory

Table 2.1 Signal List

No.	Symbol	Signal name	I/O	Related reference manual
1	$f_{IHOSC1}$	The clock for programming/erasing timing generation	Input	Clock Control and Operation Mode
2	INTFLCRDY	Code FLASH Ready interrupt	Output	Exception

## 2.2. Configuration of Code Flash

### 2.2.1. Unit of Composition

There are "Area", "Block", and "Page" as a unit of the composition of a code Flash, and the respective sizes are as follows.

- Area: 256 KB
- Block: 32 KB
- Page: 4 KB

Erasing is performed in the unit of page, block, area, or whole chip.

Protection is performed in the unit of page (only block0) or block (except for block0).

Programming is performed in the unit of 16 bytes (4 bytes × 4 times).

**Table 2.2 Block Configuration of 256KB Code Flash**

Area	Block	Page	Code execution address	Program/erase/read address
0	0	0	0x00000000 to 0x00000FFF	0x5E000000 to 0x5E000FFF
		:	:	:
		7	0x00007000 to 0x00007FFF	0x5E007000 to 0x5E007FFF
	1	8 to 15	0x00008000 to 0x0000FFFF	0x5E008000 to 0x5E00FFFF
	2	16 to 23	0x00010000 to 0x00017FFF	0x5E010000 to 0x5E017FFF
	3	24 to 31	0x00018000 to 0x0001FFFF	0x5E018000 to 0x5E01FFFF
	4	32 to 39	0x00020000 to 0x00027FFF	0x5E020000 to 0x5E027FFF
	5	40 to 47	0x00028000 to 0x0002FFFF	0x5E028000 to 0x5E02FFFF
	6	48 to 55	0x00030000 to 0x00037FFF	0x5E030000 to 0x5E037FFF
	7	56 to 63	0x00038000 to 0x0003FFFF	0x5E038000 to 0x5E03FFFF

**Table 2.3 Block Configuration of 128KB Code Flash**

Area	Block	Page	Code execution address	Program/erase/read address
0	0	0	0x00000000 to 0x00000FFF	0x5E000000 to 0x5E000FFF
		:	:	:
		7	0x00007000 to 0x00007FFF	0x5E007000 to 0x5E007FFF
	1	8 to 15	0x00008000 to 0x0000FFFF	0x5E008000 to 0x5E00FFFF
	2	16 to 23	0x00010000 to 0x00017FFF	0x5E010000 to 0x5E017FFF
	3	24 to 31	0x00018000 to 0x0001FFFF	0x5E018000 to 0x5E01FFFF

## 2.2.2. User Information Area Configuration of Code Flash

The user information area becomes accessible on bank switching.

A page size of the user information are is 2KB.

**Table 2.4 User Information Area Configuration of Code Flash**

Area	User information area	Program/erase/read address	Page size (KB)
0	Page 5	0x5E005000 to 0x5E0057FF	2

## 2.2.3. Programming and Erasing Time of Code Flash

The reference programming and erasing time are shown in Table 2.5.

**Table 2.5 Programming and Erasing Time of Code Flash**

Capacity of Flash memory (KB)	Programming time (Note1)		Erasing time (Note1)				Whole chip (Note2)
	Programming unit (4 words)	Word	Page	Block	Area		
256	91μs	22.6μs	2.1ms	16.8ms	9.1ms	13.3ms	
128							

Note1: The time above-mentioned are for reference only which are calculated the oscillation frequency of IHOSC1 on the standard (10MHz (typ.)). And they indicate the case of the initial value of each register after reset. A data transfer time is excluded.

Note2: This time includes the whole chip erasing time, protect bits, and security bit. The whole chip erasing time is shown in a case of no block of a protection state.

### 3. Function and Operation Explanation

Code flash is generally compliant with the JEDEC standards except for some specific functions. Therefore, if a user is currently using a Flash memory as an external memory, it is easy to implement the functions into this device. Furthermore, to provide easy programming or erasing operation, this Flash memory contains a dedicated circuit to perform programming or erasing automatically.

**Table 3.1 JEDEC Compliant Functions**

JEDEC compliant functions	Modified, added, or deleted functions
<ul style="list-style-type: none"> <li>Automatic programming</li> <li>Automatic chip erasing</li> <li>Automatic block erasing</li> </ul>	<p>&lt;Addition&gt; Automatic area erasing, automatic page erasing, automatic memory swap programming/erasing</p> <p>&lt;Modified&gt; Programming/erasing protect (only software protect is supported)</p> <p>&lt;Deleted&gt; Erasing resume/suspend function</p>

#### Precautions

- (1) Make sure to set  $[CGOSCCR]<\text{IHOSC1EN}> = 1$  to oscillate the internal high-speed oscillator 1 (IHOSC1) before the operations related to the Flash memory such as programming or erasing to code Flash, user information area, protect bit, or security bit. The clock from IHOSC1 is timing clock for programming/erasing of Flash memory.
- (2) Set up with procedure of oscillation start of internal high-speed oscillator1 (IHOSC1). And operate Flash memory after oscillation is stabilized.

$[CGWUPHCR] = 0x03C00000$

Set warming-up time is 163.4 $\mu$ s or more.  
(Count by internal oscillation)

$[CGOSCCR]<\text{IHOSC1EN}> = 1$

Enable internal oscillator1 to oscillate.

$[CGWUPHCR]<\text{WUON}> = 1$

Start warming-up timer.

Read  $[CGWUPHCR]<\text{WUEF}>$

Wait for changing warming-up timer status to finished.  
( $<\text{WUEF}> = 0$ )

Refer to Reference manual "Clock Control and Operation Mode" about IHOSC1 and warming up.

- (3) Do not power off while Flash memory is under automatic programming or erasing ( $[FCSR0]<\text{RDYBSY}> = 0$ ).
- (4) Do not enter STOP1/STOP2 mode while Flash memory is under automatic programming or erasing ( $[FCSR0]<\text{RDYBSY}> = 0$ ).
- (5) Make sure not to occur reset by SIWDT or LVD while Flash is under automatic programming or erasing ( $[FCSR0]<\text{RDYBSY}> = 0$ ).

## 3.1. Code Flash

### 3.1.1. Command Sequence of Code Flash

#### 3.1.1.1. List of Command Sequence of Code Flash

This section shows addresses and data of the bus write cycle in each command of code Flash.

Except the 5th bus cycle of ID-Read command, all cycles are "bus write cycles". A bus write cycle is performed by a 32-bit (1 word) data transfer instruction. Table 3.2 shows the only lower 8 bits data.

For details of addresses, refer to "Table 3.3 Address Bit Configuration in Bus Write Cycle (Code Flash)". Use the values in the table below to Addr[11:4] where "Command" in Table 3.3 is input.

Note: Each command address is set to the code Flash (mirror).

**Table 3.2 Command Sequence (Code Flash)**

Sequence	1st bus cycle	2nd bus cycle	3rd bus cycle	4th bus cycle	5th bus cycle	6th bus cycle	7th bus cycle
Command	Address						
	Data						
Read/Reset	0xYYYYYYYY	-	-	-	-	-	-
	0xF0	-	-	-	-	-	-
ID-Read	0xYYYYYX55X	0xYYYYYXAAX	0xYYYYYX55X	IA	0xYYYYYYYY	-	-
	0xAA	0x55	0x90	0x00	ID	-	-
Automatic programming	0xYYYYYX55X	0xYYYYYXAAX	0xYYYYYX55X	PA	PA	PA	PA
	0xAA	0x55	0xA0	PD0	PD1	PD2	PD3
Automatic page erasing	0xYYYYYX55X	0xYYYYYXAAX	0xYYYYYX55X	0xYYYYYX55X	0xYYYYYXAAX	PGA	-
	0xAA	0x55	0x80	0xAA	0x55	0x40	-
Automatic block erasing	0xYYYYYX55X	0xYYYYYXAAX	0xYYYYYX55X	0xYYYYYX55X	0xYYYYYXAAX	BA	-
	0xAA	0x55	0x80	0xAA	0x55	0x30	-
Automatic area erasing	0xYYYYYX55X	0xYYYYYXAAX	0xYYYYYX55X	0xYYYYYX55X	0xYYYYYXAAX	AA	-
	0xAA	0x55	0x80	0xAA	0x55	0x20	-
Automatic code area erasing	0xYYYYYX55X	0xYYYYYXAAX	0xYYYYYX55X	0xYYYYYX55X	0xYYYYYXAAX	0xYYYYYX55X	-
	0xAA	0x55	0x80	0xAA	0x55	0x11	-
Automatic chip erasing	0xYYYYYX55X	0xYYYYYXAAX	0xYYYYYX55X	0xYYYYYX55X	0xYYYYYXAAX	0xYYYYYX55X	-
	0xAA	0x55	0x80	0xAA	0x55	0x10	-
Automatic protect bit programming	0xYYYYYX55X	0xYYYYYXAAX	0xYYYYYX55X	PBA(Note)	-	-	-
	0xAA	0x55	0x9A	0x9A	-	-	-

Sequence	1st bus cycle	2nd bus cycle	3rd bus cycle	4th bus cycle	5th bus cycle	6th bus cycle	7th bus cycle
	Address						
	Data						
Automatic protect bit erasing	0xFFFFXX55X	0xFFFFXXAAX	0xFFFFXX55X	0xFFFFXX55X	0xFFFFXXAAX	PBA (Note)	-
	0xAA	0x55	0x80	0xAA	0x55	0x60	-
Automatic memory swap programming	0xFFFFXX55X	0xFFFFXXAAX	0xFFFFXX55X	MSA (Note)	-	-	-
	0xAA	0x55	0x9A	0x9A	-	-	-
Automatic memory swap erasing	0xFFFFXX55X	0xFFFFXXAAX	0xFFFFXX55X	0xFFFFXX55X	0xFFFFXXAAX	MSA (Note)	-
	0xAA	0x55	0x80	0xAA	0x55	0x60	-
Automatic security bit programming	0xFFFFXX55X	0xFFFFXXAAX	0xFFFFXX55X	SBA (Note)	-	-	-
	0xAA	0x55	0x9A	0x9A	-	-	-
Automatic security bit erasing	0xFFFFXX55X	0xFFFFXXAAX	0xFFFFXX55X	0xFFFFXX55X	0xFFFFXXAAX	SBA (Note)	-
	0xAA	0x55	0x80	0xAA	0x55	0x60	-

Note: Refer to "Table 3.3 Address Bit Configuration in Bus Write Cycle (Code Flash)".

Supplementary explanation:

- IA: ID address
- ID: ID data output
- PGA: Page address
- BA: Block address
- AA: Area address
- PA: Program address (write)
- PD: Program data (32-bit data)

From the 4th bus cycle, 4 words data are sequentially input in address order.

- PBA: Protect bit address
- MSA: Memory swap address
- SBA: Security bit address

### 3.1.1.2. Address Bit Configuration in Bus Write Cycle (Code Flash)

Refer to Table 3.3 with "Table 3.2 Command Sequence (Code Flash)".

Specify addresses in the first bus cycle and later cycle based on address setting of bus write cycle of normal command..

**Table 3.3 Address Bit Configuration in Bus Write Cycle (Code Flash)**

**[Normal command]**

Address	Adr [31:24]	Adr [23:22]	Adr [21:20]	Adr [19:12]	Adr [11:4]	Adr [3:0]
Normal command	Address setting of bus write cycle of normal command					
	0x5E	"00" Fixed	Area 0: 00	"0" Recommended	Command	"0" Recommended

**[Read/reset, ID-Read]**

Address	Adr [31:24]	Adr [23:22]	Adr [21:16]	Adr [15:14]	Adr [13:0]
Read/reset	Address setting of 1st bus write cycle of Read/reset command				
	0x5E	"00" Fixed	"0" Recommended		
ID-Read	IA: ID address (address setting of the 4th bus write cycle of ID-Read command)				
	0x5E	"00" Fixed	"000000" Fixed	ID address	"0" Recommended

**[Automatic chip erasing]**

Address	Adr [31:24]	Adr [23:22]	Adr [21:12]	Adr [11:4]	Adr [3:0]
Chip erasing	Address setting of 1st to 6th bus write cycle of chip erasing command				
	0x5E	"00" Fixed	"0" Recommended	Command	"0" Recommended

**[Automatic area erasing]**

Address	Adr [31:24]	Adr [23:22]	Adr [21:20]	Adr [19:0]
Area erasing	AA: Area address (address setting of the 6th bus write cycle of area erase command)			
	0x5E	"00" Fixed	Area 0: 00	"0" Recommended

**[Automatic block erasing]**

Address	Adr [31:24]	Adr [23:22]	Adr [21:20]	Adr [19:15]	Adr [14:0]
Block erasing	BA: Block address (address setting of the 6th bus write cycle of block erasing command)				
	0x5E	"00" Fixed	Area 0: 00	Block address	"0" Recommended

### [Automatic page erasing]

Address	Adr [31:24]	Adr [23:22]	Adr [21:20]	Adr [19:12]	Adr [11:0]
Page erasing	PGA: Page address (address setting of the 6th bus write cycle of page erasing command)				
	0x5E	"00" Fixed	Area0: 00	Page address	"0" Recommended

### [Automatic programming]

Address	Adr [31:24]	Adr [23:22]	Adr [21:20]	Adr [19:4]	Adr [3:0]
Program	PA: Program address (address setting of the 4th to 7th bus write cycle of the program command)				
	0x5E	"00" Fixed	Area0: 00	Program address	"0" Recommended

### [Automatic protect bit programming/erasing]

Address	Adr [31:24]	Adr [23:22]	Adr [21:20]	Adr [19:12]	Adr [11:4]	Adr [3:0]
Protect bit erasing	PBA: Protect bit address (address setting of the 6th bus write cycle of protect bit erasing command)					
	0x5E	"00" Fixed	"00"	"00000010" Fixed	"0" Recommended	
Protect bit programming	PBA: Protect bit address (address setting of the 4th bus write cycle of protect bit programming command)					
	0x5E	"00" Fixed	"00"	"00000010" Fixed	Protect Bit address	"0" Recommended

### [Automatic memory swap erasing/programming]

Address	Adr [31:24]	Adr [23:22]	Adr [21:20]	Adr [19:12]	Adr [11:4]	Adr [3:0]
Memory swap erasing	MSA: Address setting of the 6th bus write cycle of memory swap erasing command					
	0x5E	"00" Fixed	"00"	"00000011" Fixed	"0" Recommended	
Memory swap programming	MSA: Address setting of the 4th bus write cycle of memory swap programming command					
	0x5E	"00" Fixed	"00"	"00000011" Fixed	Memory swap address	"0" Recommended

### [Automatic security bit programming/erasing]

Address	Adr [31:24]	Adr [23:22]	Adr [21:20]	Adr [19:12]	Adr [11:0]
Security bit erasing	SBA: Security bit address (Address of the 6th bus write cycle of security bit erasing command)				
	0x5E	"00" Fixed	"00" Fixed	"00000001" Fixed	"0" Recommended
Security bit programming	SBA: Security address (Address of the 4th bus write cycle of security bit programming command)				
	0x5E	"00" Fixed	"00" Fixed	"00000001" Fixed	"0" Recommended

### 3.1.1.3. Area Address (AA), Block Address (BA): Code Flash

Table 2.2 and Table 2.3 show area addresses and block addresses. An address of the area or block to be erased should be specified in the 6th bus write cycle of automatic area erasing command and automatic block erasing command. In Single chip mode, an address of the mirror area should be specified.

### 3.1.1.4. Protect Bit Assignment (PBA): Code Flash

A protect bit can be controlled in the unit of one bit.

Table 3.4 shows the protect bit selection of the automatic protect bit programming command.

**Table 3.4 Protect Bit Selection by Programming Address**

Area	Block	Page	Register	Protect bit	PBA[11:4]								Example of address [31:0]
					Adr [11]	Adr [10]	Adr [9]	Adr [8]	Adr [7]	Adr [6]	Adr [5]	Adr [4]	
0	0	0	[FCPSR0]	<PG0>	0	0	0	0	0	0	0	0	0x5E002000
		1		<PG1>	0	0	0	0	0	0	0	1	0x5E002010
		2		<PG2>	0	0	0	0	0	0	1	0	0x5E002020
		3		<PG3>	0	0	0	0	0	0	1	1	0x5E002030
		4		<PG4>	0	0	0	0	0	1	0	0	0x5E002040
		5		<PG5>	0	0	0	0	0	1	0	1	0x5E002050
		6		<PG6>	0	0	0	0	0	1	1	0	0x5E002060
		7		<PG7>	0	0	0	0	0	1	1	1	0x5E002070
	1	8 to 15	[FCPSR1]	<BLK1>	0	0	0	0	1	0	0	0	0x5E002080
		16 to 23		<BLK2>	0	0	0	0	1	0	0	1	0x5E002090
		24 to 31		<BLK3>	0	0	0	0	1	0	1	0	0x5E0020A0
		32 to 39		<BLK4>	0	0	0	0	1	0	1	1	0x5E0020B0
		40 to 47		<BLK5>	0	0	0	0	1	1	0	0	0x5E0020C0
		48 to 55		<BLK6>	0	0	0	0	1	1	0	1	0x5E0020D0
		56 to 63		<BLK7>	0	0	0	0	1	1	1	0	0x5E0020E0

### 3.1.1.5. ID-Read Code (IA, ID): Code Flash

Table 3.5 shows the code assignment and the contents of ID-Read command.

**Table 3.5 ID-Read Command Code Assignment and Code Contents (Code Flash)**

Code	ID[15:0]	IA[15:14]	Example of address [31:0]
Manufacturer code	0x0098	00	0x5E000000
Device code	0x005A	01	0x5E004000
-	Reserved	10	N/A
Macro code	(Note)	11	0x5E00C000

Note: The ID of macro code is depend on a product and memory size. For the details, refer to reference manual "Product Information".

### 3.1.1.6. Memory Swap Bit Assignment (MSA)

Table 3.6 shows the setting values to memory swap address in the 4th bus write cycle of the auto memory swap programming command.

**Table 3.6 Setting Values to Memory Swap Address in Memory Swap Programming Command, and Example of Address**

Register	MSA[11:4]						Example of address [31:0]
	Adr [11:9]	Adr [8]	Adr [7]	Adr [6]	Adr [5]	Adr [4]	
<i>[FCSWPSR]</i>	<SWP0>	000	0	0	0	0	0x5E003000
	<SWP1>	000	0	0	0	1	0x5E003010
	<SIZE0>	000	0	0	0	1	0x5E003020
	<SIZE1>	000	0	0	0	1	0x5E003030
	<SIZE2>	000	0	0	1	0	0x5E003040
	<SIZE3>	000	0	0	1	0	0x5E003050

## 3.2. Flowchart

This section shows examples of code Flash programming.

### 3.2.1. Automatic Programming






Figure 3.1 Flowchart of Automatic Programming (1)




**Figure 3.2 Flowchart of Automatic Programming (2)**

### 3.2.2. Automatic Erasing



**Figure 3.3 Flowchart of Automatic Erasing (1)**

Note: Please perform blank check to confirm data was erased after automatic erasing.



**Figure 3.4 Flowchart of Automatic Erasing (2)**

### 3.2.3. Protect Bit





Figure 3.5 Flowchart of Protect (1)

Note: <MSKn> represents <PMn>, <MSKn>, and <DMSKn>.

**Figure 3.6 Flowchart of Protect (2)**

### 3.2.4. Security Bit





Figure 3.7 Flowchart of Security (1)

**Figure 3.8 Flowchart of Security (2)**

### 3.2.5. Memory Swap




Figure 3.9 Flowchart of Memory Swap (1)




Figure 3.10 Flowchart of Memory Swap (2)

## 4. Details of Flash Memory

Flash memory is programmed and erased by executing a command in the control program. This programming and erasing control program must be prepared by users in advance.

### 4.1. Functions

Flash memory programming and erasing operations are generally compliant with the JEDEC standards commands except for some specific functions; however, address assignment of an operational command is different from standard commands.

When programming or erasing operation are performed, a command is input to the Flash memory with 32-bit (one word) store instruction. After the command was input, programming or erasing operation is internally automatically performed.

**Table 4.1 Flash Memory Function**

Main functions	Description
Automatic programming	Code Flash: Program data in 4 words unit (16 bytes) automatically.
Automatic chip erasing	Erase the entire Flash memory of the code Flash area automatically. (Note 1)
Automatic code area erasing	Erase the entire Flash memory of the code Flash area automatically. (Note 1)
Automatic area erasing	Erase the Flash memory in the unit of the area automatically.
Automatic block erasing	Erase the Flash memory in the unit of the block automatically. (Note 2)
Automatic page erasing	Erase the Flash memory in the unit of the page automatically.
Automatic protect bit programming/erasing	Enable and disable to protect the Flash memory from programming and erasing operations automatically.
Automatic security bit programming/erasing	Enable and disable to security setting of the Flash memory automatically.
Automatic memory swap programming/erasing	Enable and disable memory swap setting. And specify swap size of the code Flash automatically.

Note1: Except user information area.

Note2: Erase every page (PG0 to PG7) in Block0 by automatic page erasing command.

#### 4.1.1. Operation Mode of Flash Memory

The Flash memory has three main operation modes:

- Mode for reading the memory data (Read mode)
- Mode for input command of erasing/programming the memory data (Command sequence input mode)
- Mode for erasing/programming the memory data automatically (Automatic operation)

After power on, after reset, or at releasing area selection after normal end of Automatic operation, the Flash memory enters read mode. Instructions programmed in the Flash memory and data reading are executed in the Read mode.

The Flash memory enters to the Command sequence input mode after area setting. A command is input, the Flash memory enters to the Automatic operation. After normal end of Automatic operation except ID-read command, the Flash memory returns to the Command sequence input mode. During the Automatic operation, data reading and instructions on the Flash memory cannot be executed.

#### 4.1.2. How to Execute Command

A command is executed by writing the command sequence to the Flash memory with the store instruction after area setting. The Flash memory executes an Automatic operation for each command depending on the combination of input address and data. For details of command execution, refer to "4.1.3. Command Description".

Executing a store instruction to the Flash memory is called "bus write cycle". Each command is configured by some bus write cycles. The Flash memory executes the Automatic operation when the bus write cycles with the address and data are performed in the proper order. Otherwise, the Flash memory aborts executing the command, and returns to the Read mode.

When the command sequence is canceled during the command is input (Note), or the undefined command sequence is input, the Flash memory enters the Command sequence input mode after executing the Read/Reset command. Then, the Flash memory returns to the Read mode after releasing area setting.

Note: Please perform cancellation for the automatic programming command until the 3rd bus cycle, and for other commands until the last bus cycle.

When the command sequence is written completely, the Flash memory starts to execute the Automatic operation and **[FCSR0]<RDYBSY>** is set to "0". After normal end of Automatic operation, **[FCSR0]<RDYBSY>** is set to "1".

Another command sequence is not accepted during the Automatic operation.

The following cautions should be exercised when executing a command.

- (1) Do not perform the operation below during the Automatic operation:

- Turn off the power supply.
- All exceptions (Recommend)

- (2) In order to recognize a command by the command sequencer, the Flash memory must be in the Read mode before executing the command. Thus, confirm whether ***[FCSR0]<RDYBSY>*** = 1 before the Flash memory entering the Command sequence input mode. And selecting area then execute the Read/Reset command.
- (3) Execute the command sequences on the built-in RAM.
- (4) Set the area selection bit of ***[FCAREASEL]*** before executing each command. (Write "111" to <AREAn>).
- (5) Each bus write cycle is performed by using consecutive 1-word (32-bit) data transfer instruction.
- (6) If the Flash memory which is the target of each command sequence is accessed during each command sequence is executing, the Bus Fault occurs.
- (7) When issuing commands, if the wrong address or data are written, make sure to issue Read/Reset command, then the Flash memory returns to the Command sequence input mode.
- (8) Confirmation procedure after each command completion is as follows:
  - (a) Execute the last bus write cycle.
  - (b) Poll until ***[FCSR0]<RDYBSY>*** is changed to "0" (in Automatic operation).
  - (c) Poll until ***[FCSR0]<RDYBSY>*** is changed to "1" (completion of Automatic operation).
- (9) When data is read from the Flash memory, clear the area selection bit of ***[FCAREASEL]***. (Set <AREAn> to "000".)

### 4.1.3. Command Description

This section explains each command. For details of specific command sequences, refer to "3.1.1. Command Sequence of Code Flash".

#### 4.1.3.1. Automatic Programming

##### (1) Operation

The code Flash can be programmed in four words (16 bytes) unit with the automatic programming command sequence. Programming across 16 bytes is not possible.

Programming to the Flash memory means that data cell of "1" becomes one of "0". It is not possible to become data cell of "1" from one of "0". To change data cell of "1" from "0", the erasing operation is required.

The automatic programming is allowed only once to each programming unit already erased. Either data cells of "1" or "0" must not be programmed twice or more. If reprogramming to an address that has already been programmed once, the automatic programming command sequence is required again after the automatic page erasing, automatic block erasing, or automatic chip erasing command is executed.

Another command sequence is not accepted during the automatic programming.

After the end of the Automatic programming, the Flash memory returns to the Command sequence input mode.

Note1: Programming to the same address without erasing operation twice or more may damage the data.

Note2: Programming/erasing to the protected block is not possible.

##### (2) How to set

The 1st to 3rd bus write cycles are the automatic programming command sequence.

The first address and data are written in the 4th write bus cycle. On and after 5th bus write cycle, remaining data of four words are written to code Flash.

If a part of four words in the code Flash is programmed, program "0xFFFFFFFF" to the addresses without programming.

#### 4.1.3.2. Automatic Chip Erasing

##### (1) Operation

The automatic chip erasing command sequence erases memory cells in all addresses of code Flash. If the protected pages or blocks are contained, the automatic chip erasing command is not performed on the protected pages or blocks (Note1), and it is performed on the unprotected ones. After the end of the automatic chip erasing command, the Flash memory returns to the Command sequence input mode.

Since protect bits are not erased, when erasing protect bits are required, please erase by the automatic protect bit erasing command.

Another command sequence is not accepted during the automatic chip erasing. If the automatic chip erasing is stopped, refer to "4.1.4 Stopping Automatic Chip Erasing" to stop the automatic chip erasing. In this case, data may not be erased properly. Thus, the automatic chip erasing must be performed again.

##### (2) How to set

The 1st to 6th bus write cycles are the automatic chip erasing command sequence. After the command sequence is input, the automatic chip erasing starts.

Note1: When the automatic chip erasing is performed, the erasing operation is repeated per page in the Flash memory. Therefore, when there is the protected blocks or pages in the Flash memory, it takes the time for the number of the unprotected pages until the automatic chip erasing is completed.

Note2: The automatic chip erasing cannot be performed continuously. When re-issue the automatic chip erasing command, a blank check is required.

#### 4.1.3.3. Automatic Area Erasing

##### (1) Operation

The automatic area erasing command sequence erases the specified area of code Flash. If the protected pages or blocks are contained, the automatic area erasing is not performed on the protected pages or blocks (Note1), and it is performed on the unprotected ones. After the end of the automatic area erasing command, the Flash memory returns to the Command sequence input mode.

Another command sequence is not accepted during the automatic area erasing. After the end of the automatic area erasing command, the Flash memory returns to the Command sequence input mode.

##### (2) How to set

The 1st to 5th bus write cycles are the automatic area erasing command sequence. The area to be erased is specified in the 6th bus write cycle. After the command sequence is input, the automatic area erasing starts.

Note1: When the automatic area erasing is performed, the erasing operation is repeated per page in the Flash memory. Therefore, when there is the protected blocks or pages in the Flash memory, it takes the time for the number of the unprotected pages until the automatic area erasing is completed.

Note2: The automatic area erasing cannot be performed continuously. When re-issuing the area erasing command, a blank check for the erased area is required.

### 4.1.3.4. Automatic Block Erasing

#### (1) Operation

The automatic block erasing command sequence erases the specified block of code Flash. If the specified block is included in the protected blocks, the automatic block erasing is not performed. Then, the Flash memory returns to the Command sequence input mode.

Another command sequence is not accepted during the automatic block erasing.

After the end of the automatic block erasing command, the Flash memory returns to the Command sequence input mode.

#### (2) How to set

The 1st to 5th bus write cycles are the automatic block erasing command sequence. The block to be erased is specified in the 6th bus write cycle. After the command sequence is input, the automatic block erasing starts.

### 4.1.3.5. Automatic Page Erasing

#### (1) Operation

The automatic page erasing command sequence erases the specified page of the code Flash. If the specified page is included in the protected pages, the automatic page erasing is not performed. Then, the Flash memory returns to the Command sequence input mode.

Another command sequence is not accepted during the automatic page erasing. After the end of the automatic page erasing command, the Flash memory returns to the Command sequence input mode.

#### (2) How to set

The 1st to 5th bus write cycles are the automatic page erasing command sequence. The page to be erased is specified in the 6th bus write cycle. After the command sequence is input, the automatic page erasing starts.

### 4.1.3.6. Automatic Protect Bit Programming

#### (1) Operation

The automatic protect bit programming command sequence sets the protect bit to "1" per bit. When the protect bit is set to "0", use the automatic protect bit erasing command sequence.

For details of the protection function, refer to "4.1.6. Protection Function".

Another command sequence is not accepted during the automatic protect bit programming.

After the end of the automatic protect bit programming command, the Flash memory returns to the Command sequence input mode.

#### (2) How to set

The 1st to 3rd bus write cycles are the automatic protect bit programming command sequence. The bit to be programmed is specified in the 4th bus write cycle. After the command sequence is input, the automatic protect bit programming starts. Check each bit of **[FCPSRn]** to confirm whether the protect bit is set to "1" properly.

### 4.1.3.7. Automatic Protect Bit Erasing

#### (1) Operation

The automatic protect bit erasing command sequence sets the protect bits to "0" regardless of the security state of the Flash memory.

For details of the protection function, refer to "4.1.6. Protection Function".

Another command sequence is not accepted during the automatic protect bit erasing.

After the end of the automatic protect bit erasing command, the Flash memory returns to the Command sequence input mode.

#### (2) How to set

Input the automatic protect bit erasing command sequence. After the command sequence is input, the automatic protect bit erasing starts.

All protect bits are set to "0" at one time. Check each bit of **[FCPSRn]** to confirm whether the protect bit is set to "0" properly.

### 4.1.3.8. Automatic Security Bit Programming

#### (1) Operation

The automatic security bit programming command sequence sets the security bit to "1". When the security bit is set to "0", use the automatic security bit erasing command sequence.

For details of the security function, refer to "4.1.7. Security Function".

Another command sequence is not accepted during the automatic security bit programming.

After the end of the automatic security bit programming command, the Flash memory returns to the Command sequence input mode.

#### (2) How to set

Input the automatic security bit programming command sequence. After the command sequence is input, the automatic security bit programming starts.

Security is enabled after a system reset. When security is enabled, debugging tool cannot be connected.

#### 4.1.3.9. Automatic Security Bit Erasing

##### (1) Operation

The automatic security bit erasing command sequence sets the security bit to "0".

The operation of the automatic security bit erasing command depends on the security state of the Flash memory.

- Security is disabled (When **[FCSBMR]**<SMB> is "0" and **[FCSSR]**<SEC> is changed "1" to "0").  
The security bit is erased to "0".
- Security is enabled (When **[FCSSR]**<SEC> is "1").  
After data in all address of code Flash are erased, and the security bit is erased to "0".

For details of the security function, refer to "4.1.7. Security Function".

Another command sequence is not accepted during the automatic security bit erasing.

After the end of the automatic security bit erasing command, the Flash memory returns to the Command sequence input mode.

##### (2) How to set

Input the automatic security bit erasing command sequence. After the command sequence is input, the Automatic operation starts.

When the security function is enabled (**[FCSSR]**<SEC> is "1"), **[FCSBMR]**<SMB> is set to "0" in order to disable security temporarily. By performing the command sequence "Automatic security bit erasing" after confirming that **[FCSSR]**<SEC> becomes "0", the security bit is erased to "0". In order to confirm whether the security bit is erased to "0" properly, set **[FCSBMR]**<SMB> to "0" and read **[FCSSR]**<SEC> after a system reset.

When the security function is enabled, if the automatic security bit erasing command sequence is performed, data in all addresses of code Flash are erased and the security bit is erased to "0". (Note) In order to confirm whether the security bit is set to "0" properly, set **[FCSBMR]**<SMB> to "0" and read **[FCSSR]**<SEC> after a system reset. And also check erasing the data of a code Flash. And if necessary, execute the command sequence "automatic protect bit erasing" to erase the protect bits to "0".

Note: When performing "automatic security bit erasing command sequence", all areas must be selected by **[FCAREASEL]**. It is ignored when all areas are not selected.

### 4.1.3.10. ID-Read

#### (1) Operation

The information including the type of the Flash memory, etc. can be read by the ID-Read command sequence. The information consists of a manufacturer code, device code, and macro code.

#### (2) How to set

The 1st to 3rd bus write cycles are the ID-Read command sequence. The ID address to be read code is specified in the 4th bus write cycle. After the 4th bus write cycle, release area selection to set read mode. The ID data can be read by read operation from the code Flash in 5th bus cycle. When other ID data is read, the ID-read command sequence from 1st bus cycle must be performed again.

Note: After the ID-read command sequence is performed, the Read/Reset command sequence must be performed.

### 4.1.3.11. Read/Reset Command

#### (1) Operation

The Flash memory returns to the Command sequence input mode by Read/Reset command sequence.

#### (2) How to set

The 1st bus write cycle is the Read/Reset command sequence. After the command sequence is input, the Flash memory returns to the Command sequence input mode.

### 4.1.3.12. Automatic Memory Swap Programming

#### (1) Operation

The automatic memory swap programming command sequence sets each bit of **[FCSWPSR]<SWP0>** <SWP1> and <SIZE0> to <SIZE3> to "1" per bit. Each bit of them can not be set to "0" independently. Use the automatic memory swap erasing command sequence to erase all bit of them to "0".

Another command sequence is not accepted during the automatic memory swap programming. After the end of the automatic memory swap programming command, the Flash memory returns to the Command sequence input mode.

#### (2) How to set

The 1st to 4th bus write cycles are the automatic memory swap command sequence. After the command sequence is input, the specified bit of **[FCSWPSR]** is set to "1". Check each bit of **[FCSWPSR]<SWP0>** <SWP1> and <SIZE0> to <SIZE3> to confirm whether the specified bit is set to "1" properly.

#### 4.1.3.13. Automatic Memory Swap Erasing

##### (1) Operation

The automatic memory swap erasing command sequence erases **[FCSWPSR]<SWP0><SWP1>** and **<SIZE0>** to **<SIZE3>** at one time.

Another command sequence is not accepted during the automatic memory swap erasing. After the end of the automatic memory swap erasing command, the Flash memory returns to the Command sequence input mode.

##### (2) How to set

Input the automatic security bit erasing command sequence. After the command sequence is input, the Automatic operation starts. Check **[FCSWPSR]<SWP0><SWP1>** and **<SIZE0>** to **<SIZE3>** to confirm whether **[FCSWPSR]<SWP0><SWP1>** and **<SIZE0>** to **<SIZE3>** are erased to "0" properly.

#### 4.1.4. Stopping Automatic Chip Erasing Operation

When the automatic chip erasing operation in the process must be canceled, the automatic chip erasing operation can be canceled by following procedure and the Flash memory returns to read mode.

- (1) Read **[FCSR0]<RDYBSY>**.
- (2) If the read value in Procedure 1 is "1" (Completion of Automatic operation), procedure is completed. Proceed to Procedure 9. If it is "0" (during Automatic operation), proceed to Procedure 3.
- (3) Write "0x7" to **[FCCR]<WEABORT[2:0]>**.
- (4) Write "0x0" to **[FCCR]<WEABORT[2:0]>**.
- (5) Poll **[FCSR0]<RDYBSY>** until it is "1" (Completion of Automatic operation).
- (6) Read **[FCSR1]<WEABORT>**.
- (7) Input the Read/reset command sequence to Flash memory.
- (8) If the read value in Procedure 6 is "0", procedure is completed. Proceed to Procedure 9. If it is "1", perform the following operation to clear this flag:
  - (a) Write "0x7" to **[FCSTSCLR]<WEABORT[2:0]>**.
  - (b) Write "0x0" to **[FCSTSCLR]<WEABORT[2:0]>**.
  - (c) Poll **[FCSR1]<WEABORT>** until it is "0".
- (9) End

Note: Before writing to **[FCCR]**, writing a specific code to **[FCKCR]** is required. In above procedure, this procedure is omitted.

#### 4.1.5. Completion Detection of Automatic Operation

The Flash memory has an interrupt function to detect the completion of programming/erasing operation.

**Table 4.2 Detection of Completion of Programming/Erasing Flash**

Item	Signal name	Interrupt name
Completion of the programming/erasing operation of a code Flash	INTFLCRDY	Code FLASH Ready interrupt

##### 4.1.5.1. Procedure

The procedure which uses completion detection interrupt of Automatic operation is as follows.

Refer to chapter "Interrupts" of a reference manual "Exception" for the details of interrupt processing.

- (1) Enable INTFLCRDY interrupt.
- (2) After inputting automatic programming or erasing command to a code Flash, check during Automatic operation (BUSY state) by *[FCSR0]<RDYBSY>*.
- (3) An INTFLCRDY interrupt request occurs after the end of Automatic operation to code Flash.
- (4) When completing the programming or erasing, disable INTFLCRDY interrupt in ISP, and return to the main process. When the programming or erasing is performed continuously, input a new command sequence to the Flash memory without disable INTFLCRDY interrupt, and perform return.
- (5) When the programming or erasing is performed continuously, repeat step 3 to 4 in parallel performing a main process.

#### 4.1.6. Protection Function

The protection function prohibits programming and erasing operations on the Flash memory

In code Flash, enable the protection function for page 0 to 7 in block0 per page. Enable the protection function for the remaining blocks are set per block.

Disable protection function for them one time.

#### 4.1.6.1. How to Enable Protection Function

In order to enable the protection function, a protect bit is set to "1" by the automatic protect bit programming command. The protection function is enabled under the following conditions:

- (1)  $[FCPMRm]<MSKn> = 1$  (Note)
- (2) Protect bit n = 1

At this time, the block n is being protected from programming and erasing operations.

When check the status of protect bit, check  $[FCPSRm]$  after set  $[FCPMRm]<MSKn>$  to "1" (Note).

Note: <MSKn> represents <PMn>, <MSKn>, and <DMSKn>.

#### 4.1.6.2. How to Disable Protection Function

In order to disable the protection function, all protect bits are set to "0" by the automatic protect bit erasing command.

Note: All protect bits are set to "0" by the automatic protect bit erasing command.

#### 4.1.6.3. Protection Function Temporary Disable Function

The protection function can be temporarily disabled without erasing the protect bits.

Only protection function of the specified block can be disabled.

When  $[FCPMRm]<MSKn>$  is "0", the protect function for the block corresponding to n is disabled regardless of the state of the protect bit (Note).

For details of register settings, refer to  $[FCPMRm]$  in chapter "5.2. Detail of Register".

Note: <MSKn> represents <PMn>, <MSKn>, and <DMSKn>.

#### 4.1.7. Security Function

The security function can disable data reading from and writing to the Flash memory by the flash writer, and disable the debug function.

##### 4.1.7.1. How to Enable Security Function

In order to enable a security function, a security bit is set to "1" by the automatic security bit programming command.

The security function is enabled under the following conditions:

- (1)  $[FCSBMR]<SMB> = 1$
- (2) Security bit = 1

When check the status of security bit, check  $[FCSSR]<SEC>$  after set  $[FCSBMR]<SMB>$  to "1".

Note: After setting security bit to "1", the security function is enabled by the system reset.

##### 4.1.7.2. How to Disable Security Function

In order to disable the security function, perform the following procedures:

- (1) Set  $[FCSBMR]<SMB>$  to "0".
- (2) Set the security bit to "0" by the automatic security bit erasing command.

When  $[FCSBMR]<SMB>$  is "1" and  $[FCSSR]<SEC>$  is "1", and the automatic security bit erasing command is performed, the automatic chip erasing starts. And then, code Flash and security bits are erased.

Note: After setting security bit to "0", the security function is disabled by the system reset.

##### 4.1.7.3. Operation

Table 4.3 shows the Flash memory operation and debug function when the security function is enabled.

**Table 4.3 Flash Memory Operation and Debug Function When Security Function is Enabled**

Item	Description
Flash memory	Reading and programming by the CPU is possible.
Debug function	Debug function is disabled.
Flash memory in the Flash writer mode (Note)	Reading and programming by the Flash writer is impossible.

Note: It is used by a gang writer etc. Specification is user nondisclosure.

### 4.1.8. Memory Swap Function

When the new application program is programmed to the code Flash may be aborted, for example, if the power becomes off after the old application program is erased, it may not be continued to programming operation. To avoid such a case, the old application program can be remained in the code Flash until completion of programming new application program by the memory swap function.

#### 4.1.8.1. How to Enable Memory Swap Function

A swap region started from Address 0 and the next region which has the same swap size are swapped. A swap size is determined by  $[FCSWPSR]<SIZE0>$  to  $<SIZE3>$ . To change the size, set the bit of corresponding size in  $[FCSWPSR]<SIZE0>$  to  $<SIZE3>$  to "1" by the automatic memory swap programming command.

In order to enable memory swap function, set  $[FCSWPSR]<SWP0>$  to "1" by the automatic memory swap programming command. In order to disable the swap function, set  $[FCSWPSR]<SWP1>$  to "1" by the automatic memory swap command or by the automatic memory swap erasing command. A memory swap condition can be checked with reading  $[FCSWPSR]<SWP0>$  and  $<SWP1>$ .

For details of the command related with memory swap, refer to "4.1.3.12. Automatic Memory Swap Programming" and "4.1.3.13. Automatic Memory Swap Erasing".

### 4.1.8.2. How to Set

The basic operation flow of the memory swap operation is shown below. For the concrete example of the memory swap operation, refer to "6.7. How to Reprogram User Boot Program".

Disable the protection function temporarily, when the protection function is enabled.

For details of the protection function temporary disable function, refer to "4.1.6.3. Protection Function Temporary Disable Function". If the protection function is not temporarily disabled, the command sequences in the below procedure are not performed.

- (1) Check whether the data in the next region to the region started from Address 0 is blank. (Hereafter the region started from address 0 is called Page 0, and the next region to Page 0 is called Page 1.) If not, erase Page 1.

Page 0: Old original data

Page 1: Blank

- (2) Program the old original data in Page 0 to Page 1. (Both pages have the same data.)

Page 0: Old original data

Page 1: Copied data (old original data)

- (3) Enable memory swap function.

Page 0: Copied data (old original data)

Page 1: Old original data

- (4) Erase old original data in Page 1 to be blanked.

Page 0: Copied data (Old original data)

Page 1: Blank

- (5) Program new data to Page 1.

Page 0: Copied data (Old original data)

Page 1: New original data

- (6) Disable memory swap function.

Page 0: New original data

Page 1: Copied data (Old original data)

- (7) The automatic memory swap erasing command is performed.

- (8) The below operation is performed if required.

- Erase copied data (old original data).
- Reprogram the Flash memory data except the swap regions.
- Enable the protection function.
- Enable the security function.

Procedure	1	2	3	4	5	6
On-chip RAM	Erase routine	Programming routine	Swap routine	Erase routine	Programming routine	Swap routine
Flash memory	Page 0	Old original data	Old original data	Copy of old original data	Copy of old original data	Copy of old original data
	Page 1	Blank	Copy of old original data	Old original data	Blank	New original data
						Copy of old original data

Erase routine: A program to erase Flash memory  
Programming routine: A program to program Flash memory  
Swap routine: A program to swap Page 0 and 1

Figure 4.1 Example of Memory Swap Procedure

#### 4.1.8.3. Erasing Memory Swap Information

After the memory swap function is disabled, if the memory swap function is enabled again, erase all bits of **[FCSWPSR]** to "0" by the automatic memory swap erasing command.

### 4.1.9. User Information Area

Instructions cannot be executed in the user information area. Data in the user information area can be read by the instruction which is performed by the CPU.

The user information area can be access by bank switching with *[FCBNKCR]*. For address of the user information area, refer to "Table 2.4 User Information Area Configuration of Code Flash". After bank switching, do not access to code Flash.

Data in the user information area is not erased by the automatic chip erasing command; therefore, the unique number for management can be programed to the user information area.

The user information area and code Flash cannot be programed and erased simultaneously. Use these areas exclusively.

#### 4.1.9.1. Switching Procedure of User Information Area

- (1) Load the switching program to the built-in RAM and jump to the loaded program.
- (2) Write "111" to *[FCAREASELJ]<AREA0[2:0]>*. (Note)
- (3) Write "111" to *[FCBUFDISCLR]<BUFDISCLR[2:0]>*.
- (4) Write "111" to *[FCBNKCR]<BANK0[2:0]>*.
- (5) Read *[FCBNKCR]<BANK0[2:0]>* to confirm whether *[FCBNKCR]<BANK0[2:0]>* is "111".
- (6) Perform the following operation to the user information area:  
Reading data, programming data, and erasing data
- (7) Write "000" to *[FCBNKCR]<BANK0[2:0]>*.
- (8) Read *[FCBNKCR]<BANK0[2:0]>* to confirm whether *[FCBNKCR]<BANK0[2:0]>* is "000".
- (9) Write "000" to *[FCBUFDISCLR]<BUFDISCLR[2:0]>*.
- (10) Write "000" to *[FCAREASELJ]<AREA0[2:0]>*. (Note)
- (11) Return to the main program.

Note: When writing or erasing data, this procedure is necessary. And it is not necessary to read data only.

#### 4.1.9.2. How to Program Data to User Information Area

Data on the user information area is programmed by same procedure to program data on the code Flash in Procedure 6 of "4.1.9.1".

#### 4.1.9.3. How to Erase User Information Area

Data on the user information area is erased by same procedure to erase page of code Flash in Procedure 6 of "4.1.9.1". All data on the user information area are erased at one time.

### 4.1.10. Read Buffer

The code Flash has a built-in read buffer. The read buffer enables the code Flash to be read at the fastest 1 clock. The read buffer has a 128-bit length prefetch buffer: 2 stages, history buffer: 8 stages, and branch buffer: 32 stages.

### 4.1.10.1. Read Buffer Operation

Figure 4.2 and Figure 4.3 show examples of operation when the read buffer is disabled and enabled.




Figure 4.2 Example of Read Buffer Operation when Read Buffer is Disabled




Figure 4.3 Example of Read Buffer Operation when Read Buffer is Enabled

## 5. Registers

### 5.1. Register List

The table below lists the registers related to Flash memory.

Peripheral function	Channel/unit	Base address
		TYPE1
Flash Memory	FC	-
		0x5DFF0000

Register name	Address (Base+)
Flash Security Bit Mask Register	<i>[FCSBMR]</i>
Flash Security Status Register	<i>[FCSSR]</i>
Flash Key Code Register	<i>[FCKCR]</i>
Flash Status Register 0	<i>[FCSR0]</i>
Flash Protect Status Register 0	<i>[FCPSR0]</i>
Flash Protect Status Register 1	<i>[FCPSR1]</i>
Flash Protect Mask Register 0	<i>[FCPMR0]</i>
Flash Protect Mask Register 1	<i>[FCPMR1]</i>
Flash Status Register 1	<i>[FCSR1]</i>
Flash Memory SWAP Status Register	<i>[FCSWPSR]</i>
Flash Area Selection Register	<i>[FCAREASEL]</i>
Flash Control Register	<i>[FCCR]</i>
Flash Status Clear Register	<i>[FCSTSCLR]</i>
Flash Bank Change Register	<i>[FCBNKCR]</i>
Flash Access Control Register	<i>[FCACCR]</i>
Flash Buffer Disable/Clear Register	<i>[FCBUFDISCLR]</i>

## 5.2. Detail of Register

### 5.2.1. **[FCSBMR]** (Flash Security Bit Mask Register)

Bit	Bit symbol	After reset	Type	Function
31:1	-	0	R	Read as "0".
0	SMB	1	R/W	<p>Security mask bit</p> <p>1: Not masked 0: Masked (Security function is temporarily disabled.)</p> <p>When the security function is enabled (<b>[FCSSR]</b>&lt;SEC&gt; = 1), if "0" is written to this register, it is temporarily disabled.</p>

Note1: To rewrite this register, follow the procedure below:

- (1) Write the specific code (0xA74A9D23) to **[FCKCR]**.
- (2) Rewrite the data of **[FCSBMR]**<SMB> within 16 clocks after Procedure (1).

Note2: Do not rewrite this register while programming or erasing of Flash memory.

Note3: This register is initialized by POR or PORF (For details of POR and PORF, refer to the "Reset and power control" chapter in the reference manual "Clock control and operation mode").

### 5.2.2. **[FCSSR]** (Flash Security Status Register)

Bit	Bit symbol	After reset	Type	Function
31:1	-	0	R	Read as "0".
0	SEC	0/1	R	<p>Security function status: Indicate security function status.</p> <p>1: Security function enabled 0: Security function disabled</p> <p>The state of security function is loaded to &lt;SEC&gt; by a system reset.</p>

### 5.2.3. **[FCKCR]** (Flash Key Code Register)

Bit	Bit symbol	After reset	Type	Function
31:0	KEYCODE	0x00000000	W	<p>Key code for releasing register lock</p> <p>When <b>[FCSBMR]</b>, <b>[FCPMRn]</b>, <b>[FCCR]</b>, and <b>[FCAREASEL]</b> are rewritten, write the specific code (0xA74A9D23) to this register beforehand. And then rewrite the value to the register within 16 clocks after the previous action.</p> <p>If valid data is written to this register within 16 clocks, released status is reset.</p>

### 5.2.4. [FCSR0] (Flash Status Register 0)

Bit	Bit symbol	After reset	Type	Function
31:11	-	0	R	Read as "0".
10:9	-	11	R	Read as "11".
8	RDYBSY0	1	R	Ready or busy flag for area 0 0: During automatic operation 1: Completion of automatic operation
7:1	-	0	R	Read as "0".
0	RDYBSY	1	R	Ready or busy flag for all area of Flash memory 0: During automatic operation 1: Completion of automatic operation  This bit shows ready or busy status for the automatic programming command or automatic erasing command. When the Automatic operation is be performing, this bit is set to "0". And "0" means that the Flash memory is busy. When the automatic operation is completed, this bit is set to "1". "1" means that the Flash memory is ready. When this bit is "1", the Flash memory can accept the next command sequence.

### 5.2.5. [FCPSR0] (Flash Protection Status Register 0)

Bit	Bit symbol	After reset	Type	Function
31:8	-	0	R	Read as "0".
7	PG7	0/1	R	Protection function status of code Flash (Block 0)
6	PG6	0/1	R	1: Protection function for the corresponding Page is enabled. 0: Protection function for the corresponding Page is disabled.
5	PG5	0/1	R	
4	PG4	0/1	R	
3	PG3	0/1	R	
2	PG2	0/1	R	
1	PG1	0/1	R	
0	PG0	0/1	R	This bit indicates the protection function status of each Page from Page 0 to 7 (Block 0). If bit is "1", it indicates that the protection function for the corresponding Page is enabled. The Page whose protection function is enabled cannot be programmed or erased. The state of protection function is loaded to each bit by a system reset.

### 5.2.6. **[FCPSR1]** (Flash Protect Status Register 1)

Bit	Bit symbol	After reset	Type	Function
31:8	-	0	R	Read as "0".
7	BLK7	0/1	R	Protection function status of code Flash
6	BLK6	0/1	R	
5	BLK5	0/1	R	1: Protection function for the corresponding Block is enabled. 0: Protection function for the corresponding Block is disabled.
4	BLK4	0/1	R	
3	BLK3	0/1	R	
2	BLK2	0/1	R	
1	BLK1	0/1	R	This bit indicates the protection function status of each Block 1 to 7. If bit is "1", it indicates that the protection function for the corresponding Block is enabled. The Block whose protection function is enabled cannot be programmed or erased. The state of protection function is loaded to each bit by a system reset.
0	-	0	R	Read as "0".

### 5.2.7. **[FCPMR0]** (Flash Protect Mask Register 0)

Bit	Bit symbol	After reset	Type	Function
31:8	-	0	R	Read as "0".
7	PM7	1	R/W	
6	PM6	1	R/W	Protect mask status of code Flash
5	PM5	1	R/W	
4	PM4	1	R/W	1: Not masked (Protection function for the corresponding Page is valid.) 0: Masked (Protection function for the corresponding Page is not valid.)
3	PM3	1	R/W	
2	PM2	1	R/W	
1	PM1	1	R/W	This bit masks the protection function each Page from Page 0 to 7 (Block0). This register is initialized by a system reset.
0	PM0	1	R/W	

Note1: To rewrite this register, follow the procedure below:

- (1) Write the specific code (0xA74A9D23) to **[FCKCR]**.
- (2) Rewrite the data of **[FCPMR0]<PMn>** within 16 clocks after Procedure (1).

Note2: Do not rewrite this register while programming or erasing of Flash memory.

### 5.2.8. **[FCPMR1]** (Flash Protect Mask Register 1)

Bit	Bit symbol	After reset	Type	Function
31:8	-	1	R/W	Write as "1".
7	MSK7	1	R/W	Protect mask status of code Flash  1: Not masked (Protection function for the corresponding Block is valid.) 0: Masked (Protection function for the corresponding Block is not valid.)
6	MSK6	1	R/W	
5	MSK5	1	R/W	
4	MSK4	1	R/W	
3	MSK3	1	R/W	
2	MSK2	1	R/W	
1	MSK1	1	R/W	
0	-	0	R	Read as "0".

Note1: To rewrite this register, follow the procedure below:

- (1) Write the specific code (0xA74A9D23) to **[FCKCR]**.
- (2) Rewrite the data of **[FCPMR1]<MSKn>** within 16 clocks after Procedure (1).

Note2: Do not rewrite this register while programming or erasing of Flash memory.

### 5.2.9. **[FCSR1]** (Flash Status Register 1)

Bit	Bit symbol	After reset	Type	Function
31:25	-	0	R	Read as "0".
24	WEABORT	0	R	When <b>[FCCR]&lt;WEABORT[2:0]&gt;</b> is set to "111", this bit is set to "1".
23:0	-	0	R	Read as "0".

### 5.2.10. [FCSWPSR] (Flash Memory SWAP Status Register)

Bit	Bit symbol	After reset	Type	Function
31:12	-	0	R	Read as "0".
11	SIZE3	0/1	R	These bits indicate the setting of memory swap size. (Note3) Use one of the following settings. <SIZE0>: Page 0 ↔ Page 1 (4K bytes) <SIZE1>: Page 0 to 1 ↔ Page 2 to 3 (8K bytes) <SIZE2>: Page 0 to 3 ↔ Page 4 to 7 (16K bytes) <SIZE3>: Block 0 ↔ Block 1 (32K bytes)
10	SIZE2	0/1	R	
9	SIZE1	0/1	R	
8	SIZE0	0/1	R	The state of memory swap size is loaded by system reset.
7:2	-	0	R	Read as "0".
1	SWP1	0/1	R	Swap setting <SWP0> and <SWP1> indicate the following states.  <SWP1><SWP0> 00: Release the swap. 01: Swap is ongoing. 10: Prohibited 11: Release the swap.
0	SWP0	0/1	R	The state of swap setting is loaded by system reset.

Note1: Perform memory swap on the program in the RAM.

Note2: To clear swap setting from <SWP1><SWP0> = 11 to 00, execute the automatic memory swap erase command. At this time, the swap size <SIZE0> to <SIZE3> is also cleared to "0000". Perform this operation when the program is written in both of the memories to be swapped.

Note3: When changing the swap size <SIZE0> to <SIZE3> after setting, execute the automatic memory swap command to renew setting after the automatic memory swap Erase command is executed.

### 5.2.11. **[FCAREASEL]** (Flash Area Selection Register)

Bit	Bit symbol	After reset	Type	Function
31:27	-	0	R	Read as "0".
26	SSF0	0	R	Selection of Area0 1: Select area0 (write mode) 0: Not select area0 (read mode)
25:23	-	0	R	Read as "0".
22:20	-	000	R/W	Write as "000".
19	-	0	R	Read as "0".
18:16	-	000	R/W	Write as "000".
15	-	0	R	Read as "0".
14:12	-	000	R/W	Write as "000".
11	-	0	R	Read as "0".
10:8	-	000	R/W	Write as "000".
7	-	0	R	Read as "0".
6:4	-	000	R/W	Write as "000".
3	-	0	R	Read as "0".
2:0	AREA0[2:0]	000	R/W	Select area0 of code Flash as the target area for command sequence (the area of code Flash enters to command sequence input mode). (Note1) 111: Select Area0 Others: Not select Area0

Note1: After rewrite <AREA0[2:0]>, perform the next operation until the read data of <SSF0> changes to the value which is reflected in the written value to <AREA0>.

Note2: Rewrite the contents of this register on the program code in the RAM.

Note3: To rewrite this register, follow the procedure below:

- (1) Write the specific code (0xA74A9D23) to **[FCKCR]**.
- (2) Rewrite the data of **[FCAREASEL]<AREA0[2:0]>** within 16 clocks after Procedure (1).

Note4: Do not rewrite this register while programming or erasing of the Flash memory.

### 5.2.12. **[FCCR]** (Flash Control Register)

Bit	Bit symbol	After reset	Type	Function
31:3	-	0	R	Read as "0".
2:0	WEABORT[2:0]	000	R/W	Stop the automatic chip erasing. 000: No meaning 111: Stop the automatic erasing operation. Others: Prohibited

Note1: Rewrite the contents of this register on the program code in the RAM.

Note2: To rewrite this register, follow the procedure below:

- (1) Write the specific code (0xA74A9D23) to **[FCKCR]**.
- (2) Rewrite the data of **[FCCR]<WEABORT[2:0]>** within 16 clocks after Procedure (1).

### 5.2.13. **[FCSTSCLR]** (Flash Status Clear Register)

Bit	Bit symbol	After reset	Type	Function
31:3	-	0	R	Read as "0".
2:0	WEABORT[2:0]	000	R/W	Clear <b>[FCSR1]&lt;WEABORT&gt;</b> to "0". 111: Clear Others: No meaning

Note: Rewrite the contents of this register on the program code in the RAM.

### 5.2.14. **[FCBNKCR]** (Flash Bank Change Register)

Bit	Bit symbol	After reset	Type	Function
31:7	-	0	R	Read as "0".
6:4	-	000	R/W	Write as "000".
3	-	0	R	Read as "0".
2:0	BANK0[2:0]	000	R/W	Address "0x5E005000" to "0x5E0057FF" of code Flash is replaced to the user information area. 000: Not replaced (Code Flash) 111: Replaced (User information area) Others: No meaning

Note1: Before and after BANK0 operation, code Flash read buffer operation is required.

For detail, refer to "5.2.16. **[FCBUFDISCLR]** Flash Buffer Disable/Clear Register".

Note2: To set this register, write the value to the register, and confirm that the read value from this register is the same as the written value.

Note3: Rewrite the contents of this register on the program code in the RAM.

Note4: Do not access to code Flash (Area0) except "0x5E005000" to "0x5E0057FF" while the user information area is being used.

Note5: Do not rewrite this register while programming or erasing of the Flash memory.

### 5.2.15. **[FCACCR]** (Flash Access Control Register)

Bit	Bit symbol	After reset	Type	Function
31:11	-	0	R	Read as "0".
10:8	-	000	R/W	Write as "000".
7:3	-	0	R	Read as "0".
2:0	FCLC[2:0]	(Note3)	R/W	Read clock control for Code Flash (Note3) 000: 1 clock 001: 2 clocks 010: 3 clocks 011: 4 clocks Others: Prohibited

Note1: Rewrite the contents of this register on the program code in the RAM.

Note2: To rewrite this register, follow the procedure below:

- (1) Write the specific code (0xA74A9D23) to **[FCKCR]**.
- (2) Rewrite data of **[FCACCR]<FCLC[2:0]>** within 16 clocks after Procedure (1).

Note3: The initial value varies depending on the product. For details, refer to the reference manual "Product Information".

Note4: When using clock gear, set this register according to the maximum frequency in the application. Do not change the setting even if the frequency is lower with the clock gear.

Note5: Do not rewrite this register while programming or erasing of Flash memory.

### 5.2.16. **[FCBUFDISCLR]** Flash Buffer Disable/Clear Register

Bit	Bit symbol	After reset	Type	Function
31:3	-	0	R	Read as "0".
2:0	BUFDISCLR[2:0]	000	R/W	<p>Stop the read buffer function of code Flash and clear the read buffer.</p> <p>111: Stop the read buffer function and clear the read buffer. 000: Start the read buffer function. Others: No meaning</p> <p>When bank switch is performed by <b>[FCBNKCR]</b> between code Flash (Area0) and user information area, make sure to stop the read buffer function and clear the read buffer with this register before the switching starts. After the operation to the user information area is completed, make sure to write "000" to start the read buffer function.</p>

Note1: To set this register, write the value to the register, and confirm that the read value from this register is the same as the written value.

Note2: Rewrite the contents of this register on the program code in the RAM.

Note3: Do not execute instruction on the code Flash under stopping the read buffer function.

Note4: Do not rewrite this register while programming or erasing of the Flash memory.

## 6. Programming Method

### 6.1. Initialization

Before performing programming/erasing operation to the code Flash, an internal high speed oscillator1 (IHOSC1) must be oscillated. And, operate the Flash memory after oscillation start and confirm that  $[CGOSCCR]<\text{IHOSC1F}>$  is "1". And do not stop the internal oscillator1 while erasing or programming.

Refer to the reference manual "Clock Control and Operation Mode" for an internal high speed oscillator1 (IHOSC1) and  $[CGOSCCR]<\text{IHOSC1F}>$ .

### 6.2. Mode Description

This device provides Single Chip mode and Single Boot mode. Refer to Table 6.1 for detail.

Table 6.1 Mode and Operation

Mode	Operation
Single boot mode	After reset is released, the built-in program of the BOOT ROM (mask ROM) will be started. "The programming/erasing program code for a Flash memory" can be downloaded from the external host controller to built-in RAM via UART of a communication function, and the "The programming/erasing program for a Flash memory" can be run. Refer to "6.6. How to Reprogram Flash Memory in Single Boot Mode".
Single chip mode	A user's application program is run. Moreover, a built-in Flash memory can be programmed/erased with the "Flash memory programming/erasing program" in RAM. Although the operation can be applied to all the built-in Flash memory, the application program of the user on a Flash memory cannot be run while programming/erasing Flash memory. Only this mode can be used when one area is built in. Refer to "6.5. How to Reprogram Flash" for how to program/erase a Flash memory.

### 6.3. Mode Determination

The transition to the Single Chip and Single Boot modes is determined by the state of the BOOT\_N pin when the reset from the RESET\_N pin is released.

**Table 6.2 Operation Mode Setting**

Operation mode	Pin	
	RESET_N	BOOT_N
Single Chip mode	0 → 1	1
Single Boot mode	0 → 1	0

Note: Refer to "6.6. How to Reprogram the Flash in Single Boot Mode" for setting, such as selection of UART in Single Boot mode.

### 6.4. Memory Map in Each Mode

Refer to "Figure 1.1 Example of Memory Map (Code: 256KB)".

## 6.5. How to Reprogram Flash Memory

The Flash memory is programmed by using the Flash memory programming program in the built-in RAM on the user application.

This method is used when the communication function to use for the Flash memory programming program of the user application is not the UART or is different channel of UART used in Single Boot mode. It operates in Single Chip mode. Therefore, the operation mode is required to change from the normal mode in which user application is operated in Single Chip mode to user Boot mode for programming the Flash memory. For that reason, the mode judgment routine must be added to the reset service routine in the user application program.

The mode switch condition in the mode judgement routine is required to be constructed according to the user system set condition. A Flash memory programming routine is uniquely made by the user. They need to be installed in the new application. These routines are used for programming the Flash memory after being switched to the user Boot mode. It is recommended that protection function for the needed block to avoid accidental modification in Single Chip mode (normal mode) is enabled after reprogramming is completed. Make sure not to generate any exception in user Boot mode.


The following section explains two procedures; the reprogramming routine is stored in the Flash memory (1-A) and transferred from the external device (1-B). For details of the programming/erasing the Flash memory, refer to "4. Details of Flash Memory".

## 6.5.1. (1-A) Example Procedure that Reprogramming Routine Stored in Flash Memory

### 6.5.1.1. Step-1

A user determines the conditions (e.g., pin status) to enter the user Boot mode and the communication function to be used to transfer data. Then suitable circuit design and program are created. Before installing the device on a printed circuit board, program the following three program routines into an arbitrary block in the Flash memory by using programming equipment such as the Flash writer.


(a) Mode determination routine:	A program to determine to switch to user Boot mode
(b) Copy routine:	A program to copy the data described in (c) to the built-in RAM
(c) Programming routine:	A program to download a new program from the external host controller and reprogram the Flash memory.



**Figure 6.1 Procedure that Reprogramming Routine Stored in Flash Memory (1)**

### 6.5.1.2. Step-2


This section explains the case that a reprogramming routine is stored in the reset service routine. First, the reset service routine determines to enter the user Boot mode. If mode switching conditions are met, the device enters the user Boot mode to reprogram the Flash memory. (Make sure not to generate any exception in user Boot mode.)



**Figure 6.2 Procedure that Reprogramming Routine Stored in Flash memory (2)**

### 6.5.1.3. Step-3


After the device enters the user Boot mode, the device executes the copy routine (b) to download the programming routine (c) from the Flash memory to the built-in RAM.



**Figure 6.3 Procedure that Reprogramming Routine Stored in Flash Memory (3)**

### 6.5.1.4. Step-4


The device jumps to the programming routine (c) on the built-in RAM to disable the protection function for the old application program area, and to erase the Flash memory (the units of erase is arbitrary size).



**Figure 6.4 Procedure that Reprogramming Routine Stored in Flash memory (4)**

### 6.5.1.5. Step-5


The device continues to execute the programming routine to download new user application program from the external host controller and programs it into the erased area of Flash memory. When the programming is completed, enable the protection function for user program area.



**Figure 6.5 Procedure that Reprogramming Routine Stored in Flash Memory (5)**

### 6.5.1.6. Step-6

The mode switching conditions are set for entering to normal operation. After reset, the device will start operation along with the new application program.



**Figure 6.6 Procedure that Reprogramming Routine Stored in Flash Memory (6)**

### 6.5.2. (1-B) Example Procedure that Reprogramming Routine is Transferred from Host


#### 6.5.2.1. Step-1

A user determines the conditions (e.g., pin status) to enter the user Boot mode and the communication function to be used to transfer data. Then suitable circuit design and program are created. Before installing the device on a printed circuit board, program the following two program routines into an arbitrary block in the Flash memory by using programming equipment such as the Flash writer.

- (a) Mode determination routine: A program to determine to switch to reprogramming operation
- (b) Transfer routine: A program to download a programming program (c) from the external host controller.

The programming routine shown below must be prepared on the external host controller.

- (c) Programming routine: A program to download a new program from the external host controller and reprogram the Flash memory




**Figure 6.7 Procedure that Reprogramming Routine is Transferred from External Host Controller (1)**

### 6.5.2.2. Step-2

This section explains the case where a programming routine is stored in the reset service routine.


First, the reset service routine determines to enter user Boot mode. If mode switching conditions are met, the device enters user Boot mode to reprogram the Flash memory. (Make sure not to generate any exception in user Boot mode.)



**Figure 6.8 Procedure that Reprogramming Routine is Transferred from External Host Controller (2)**

### 6.5.2.3. Step-3


After the device enters user Boot mode, the device executes the transfer routine (b) to download the programming routine (c) from the external host controller to the built-in RAM.



**Figure 6.9 Procedure that Reprogramming Routine is Transferred from External Host Controller (3)**

#### 6.5.2.4. Step-4


The device jumps to the programming routine (c) on the RAM to disable protection function for the old application program area, and to erase the Flash memory (the units of erase is arbitrary size).



**Figure 6.10 Procedure that Reprogramming Routine is Transferred from External Host Controller (4)**

#### 6.5.2.5. Step-5

The device continues to execute the programming routine (c) on the RAM to download new program from the external host controller and programs it into the erased area of the Flash memory. When the programming is completed, enable the protection function for the user program area.



**Figure 6.11 Procedure that Reprogramming Routine is Transferred from External Host Controller (5)**

### 6.5.2.6. Step-6

The mode switching conditions are set for entering to normal operation. After reset, the device will start operation along with the new application program.




Figure 6.12 Procedure that Reprogramming Routine is Transferred from Host (6)

## 6.6. How to Reprogram Flash Memory in Single Boot Mode

### 6.6.1. Outlines

In the Single Boot mode, the device is booted up from a program contained in built-in BOOT ROM (MASK ROM) after releasing reset. In this mode, the BOOT ROM is mapped to the area containing interrupt vector tables, and the Flash memory is mapped to the address area other than the BOOT ROM area.

In the Single Boot mode, the Flash memory is reprogrammed by transferring the command and data via a serial interface.

**Table 6.3 Functions and Commands**

Functions/commands	Basic operation	Description	Comment/refer section
Communication function	Communication equipment	Use UART for the communication	-
	Communication rate	The signal sent at the communication rate beforehand from the external host controller is analyzed, and a communication rate is set up automatically.	Refer to "Table 6.7 Setting of Baud Rate in Single Boot Mode (fc = 10MHz, without Error)"
RAM transfer command	Transfer to RAM	By using the communication function, a reprogramming the Flash memory program transferred from the external host controller is stored to the built-in RAM. It is executed.	-
	Password	Any data whose length is 255 bytes can be used as a password. If the sent password does not match, an error is generated, and RAM transfer command is not executed.	A part of user application program is used for password.
Flash memory erasing command	Flash memory erasing	The Flash memory erasing command erases all Flash memory except user information area, regardless of the protection function and security function, without a password.	Erasing for: Code Flash Protect bits Memory swap setting bits Security bit

The UART (Note) of a target (microcontroller) and the external host controller (hereafter controller) are connected. The "Reprogramming program for the Flash memory" sent from the controller is stored in built-in RAM. The "Reprogramming program for the Flash memory" in built-in RAM is performed to reprogram the Flash memory. For the details of communication with the controller, follow the protocol described later.

Make sure not to generate any exception in Single Boot mode.

It is recommended that protection function for the needed block to avoid accidental modification in Single Chip mode (normal mode) is enabled after reprogramming is completed.

Note: For detail of UART, refer to reference manual "Asynchronous Serial Communication Circuit".

## 6.6.2. Mode Setting

In order to execute the on-board programming, boot up the device in Single Boot mode. For details of Single Boot mode setting, refer to "6.3. Mode Determination" and "6.6.3. Interface Specifications".

## 6.6.3. Interface Specifications

The Single Boot mode supports serial communication interface by UART.

Each interface specification is shown below.

### 6.6.3.1. Communicate by UART

- Communication channel:                   UART channel x (depends on the product)
- Serial transfer mode:                   UART (asynchronous communication) mode, half-duplex communication, LSB-first
- Data length:                               8 bits
- Parity bit:                               None
- STOP bit:                               1 bit
- Baud rate:                               Arbitrary baud rate  
(Refer to "Table 6.7 Setting of Baud Rate in Single Boot Mode (fc = 10MHz, without Error)")
- WDT:                                       Stops

The internal Boot program can be operated on the initial settings of the clock and mode control block (fc=10MHz, The clocks for the used function blocks are supplied).

A baud rate is determined by the timer counter described in "6.6.7.1 Serial Communication Determination". At this time, a baud rate needs to be within the measurable range by the timer counter.

The pins used in the internal Boot program are shown in "Table 6.4 Example of Used Pins (UART)". Other pins are not operated in the Boot program.

**Table 6.4 Example of Used Pins (UART)**

Kind of pin	Pin name	Setting
Mode setting pins	MODE	0
	BOOT_N	0
Reset pin	RESET_N	0 → 1
Communication pins	UTxTXD (Note1) (Note2)	-
	UTxRXD (Note1) (Note2)	-

Note1: Setting pins and UART channel to be used vary depending on the product. For details, refer to reference manual "Product Information".

Note2: When two same UART channel in the device exist and are assigned both for Single Boot mode, either UART pin connected with the external host controller is automatically detected at start-up. The UTxRXD pin in the not used channel is set to OPEN or fixed to "High" level. Do not connect both UART pins to the external host controller at the same time.

For details of UART assignment, refer to reference manual "Product Information".

#### 6.6.4. General Flowchart of Internal Boot Program

The general flow chart of the internal Boot program is shown.




Figure 6.13 General Flowchart of Internal Boot Program

### 6.6.5. Restrictions on Memories

Note that the Single Boot mode has the restrictions on the built-in RAM and built-in Flash memory as shown in "Table 6.5 Restrictions on Memories in Single Boot Mode".

**Table 6.5 Restrictions on Memories in Single Boot Mode**

Memory	Restrictions
Built-in RAM	Boot program uses the memory as a work area through "0x20000000" to "0x200003FF". Store the program from "0x20000400" through the end address which can be transmitted. For the last transfer address available, refer to reference manual "Product Information".
Built-in Flash memory	From "0x5E001000" up to the (maximum capacity) of code Flash can be used as the password area.

### 6.6.6. Operation Command

The Boot program provides the following operation commands:

**Table 6.6 Operation Commands in Single Boot Mode**

Operation command data	Operation mode
0x10	RAM transfer
0x40	Flash memory erasing

#### 6.6.6.1. RAM Transfer

The RAM transfer command stores data of the user program from the external host controller to built-in RAM. When the transfer is complete normally, a user program starts. The memory address of "0x20000400" or later can be used for a user program except "0x20000000" to "0x200003FF" where the addresses are used for the internal Boot program. The execution start address means the start address to store data in the built-in RAM.

This RAM transfer command can be performed user's own on-board programming control. In order to execute the on-board programming by a user program, refer to "6.5. How to Reprogram Flash".

#### 6.6.6.2. Flash Memory Erasing

The Flash memory erasing command erases all Flash memory area except the user information area. This command erases code Flash, protect bits, and security bit regardless of the state of protection function and security function, without a password.

The user information area cannot be erased by this command. If it is required to erase, execute this command and then perform the RAM transfer command to execute the program for erasing the user information area.

## 6.6.7. Common Operation Regardless of Command

This section describes common operation when the internal Boot program is executed.

### 6.6.7.1. Serial Communication Determination

The external host controller must send "0x86" on the 1st byte at the desired baud rate in Table 6.7. If communication can not be done, please use lower baud rate.

**Table 6.7 Setting of Baud Rate in Single Boot Mode (fc = 10MHz, without Error)**

Baud rate (Calculation)	<i>[UARTxBRD]&lt;BRN[15:0]&gt;</i>	<i>[UARTxBRD]&lt;BRK[5:0]&gt;</i>
9600 (9599)	65	57
19200 (19203)	32	29
38400 (38388)	16	46
57600 (57637)	10	10
62500 (62500)	9	0
76800 (76923)	8	55
115200 (115274)	5	37
128000 (127796)	4	7

### 6.6.7.2. Acknowledgement Response Data

The internal Boot program shows processing states in specific codes and sends them to the external host controller. From "Table 6.8 ACK Response Data Corresponding to Serial Operation Determination Data" to "Table 6.11 ACK Response Data Corresponding to Flash Memory Erasing Operation", ACK response data corresponding to each received data is shown.

The upper four bits of ACK response data are equal to the upper four bits of the operation command data. The bit 3 indicates a receive error. The bit 0 indicates an invalid operation command error, a checksum error or a password error. The bit 1 and bit 2 are always "0".

**Table 6.8 ACK Response Data Corresponding to Serial Operation Determination Data**

Transmit data	Meaning
0x86	Determined that UART communication can be done. (Note)

Note: If it is determined that the communication can not be done with the set UART baud rate, the operation is stopped without sending anything.

**Table 6.9 ACK Response Data Corresponding to Operation Command Data**

Transmit data	Meaning
0x?8 (Note)	The receive error occurs in the operation command data.
0x?1 (Note)	The undefined operation command data is received normally.
0x10	Determined as the RAM transfer command.
0x40	Determined as the Flash memory erasing command.

Note: The upper 4 bits of the ACK response data are the same as those of the previous command data.

**Table 6.10 ACK Response Data Corresponding to CHECKSUM Data**

Transmit data	Meaning
0xN8 (Note)	The receive error occurred in the CHECKSUM data.
0xN1 (Note)	The CHECKSUM error or password error is occurred.
0xN0 (Note)	The CHECKSUM value was determined as correct value.

Note: The upper 4 bits of the ACK response data are the same as the operation command data.

**Table 6.11 ACK Response Data Corresponding to Flash Memory Erasing Operation**

Transmit data	Meaning
0x54	Determined as the Flash memory erase enable command.
0x4F	Flash memory erasing command is completed.
0x4C	Flash memory erasing command is completed illegally.
0x47	Flash memory erasing command was aborted.

### 6.6.7.3. Password

Arbitrary data (a part of user memory) in the Flash memory can be used as a password. Once the password is set, RAM transfer command requires a password for the verification.


#### (1) Mechanism of Password

Arbitrary data (Consecutive 255 bytes of data) in the Flash memory can be used as a password. And the password is verified by comparing the password string sent from the external host controller with data string, specified as a password, in the memory of TXZ+ family micro controller.

#### (2) Password Communication Data Configuration

A password communication data is comprised of four elements: PLEN, PNSA, PCSA, and a password string (Hereafter, called Password). For detail, refer to "Figure 6.14 Password Communication Data Configuration (Example of Transmission)".

- **PLEN (Password length data)**  
PLEN specifies the length of the Password. It is 255 ("0xFF").
- **PNSA (Password length store address)**  
PNSA specifies the store address of the Password length in four bytes. Specify the address which data is "0xFF" in. The Password error occurs when data in the address specified by is not "0xFF".
- **PCSA (Password compare start address)**  
PCSA specifies the Password compare start address in four bytes. The sent password is compared with the data in the address begun from the Password compare start address. The last address of compared Password must be within the area of the code FLASH. If it is out of area of the code Flash, the Password address error occurs.
- **Password string**  
Use 255 bytes data as the Password string. The sent password is compared with 255 bytes data in the address begun from the Password compare start address. If the result of comparison is not matched, the Password error occurs. And, if the same data are detected in the consecutive three addresses or more, the Password area error occurs. The Password is authenticated regardless of security function (refer to "4.1.7. Security Function".) setting.
- **Password error**  
When the Password address error or Password area error occurs, "0x11" is sent as the ACK response data of the Password error regardless of the comparison result of the Password.  
If the Password error occurs, the ACK response data will be sent "0x11" as the Password error.  
If a Password error occurs, the external host controller will no longer be able to communicate with the device.  
To restart communication, reset from the reset pin (RESET\_N) and restart Single Boot mode.



**Figure 6.14 Password Communication Data Configuration (Example of Transmission)**

(3) Password Setting/Releasing/Verification

- Password setting  
A part of a user program is used as the Password. Therefore, special process is not required for password setting. At the time when a program is programmed to the code Flash, the Password is set.
- Password releasing  
To release the Password, chip erasing (entire erasing) of code Flash (except user information area) is required. The Password is released at the time when the entire area of code Flash is initialized to "0xFF".
- The case that password verification is unnecessary  
When the entire area of the code Flash is "0xFF", the device is determined as a blank product. At this time, password verification is not performed.

## (4) Password Setting Values and Setting Ranges

The Password must be set according to the condition described in Table 6.12. Unless the condition is met, the Password error occurs.

**Table 6.12 Password Setting Values and Setting Ranges**

Password	Blank product	Non blank product
PNSA range (Address where the password length is stored)	Required (Note 2)	0x5E001000 ≤ PNSA ≤ Maximum memory address
PCSA range (Start address where the password is stored)	Required (Note 2)	0x5E001000 ≤ PCSA ≤ Maximum memory address-254
PLEN range (Password length)	Required (Note 2)	255
Password string (Note1)	Required (Note 2)	Necessary (Note 3)
Password range	N/A	0x5E001000 ≤ PNSA ≤ Maximum memory address

Note1: 255 bytes data must be sent when communication.

Note2: Send the dummy PLEN, PNSA, PCSA and password string for blank products.

Note3: Over the three bytes consecutive and same data cannot be used as a password string.

#### 6.6.7.4. CHECKSUM Calculation

The CHECKSUM is calculated by 8-bit addition (ignoring the overflow) to transmit data and taking the two's complement of the sum of lower 8 bits. Use this calculation when the external host controller transmits the CHECKSUM value.

Example calculation of CHECKSUM:

To calculate the CHECKSUM for 2-byte data ("0xE5" and "0xF6"), perform 8-bit addition without signed.

$$0xE5 + 0xF6 = 0x1DB$$

Take the two's complement of the sum to the lower 8 bits, and that is a checksum value. "0x25" is sent to the external host controller.

$$0 - 0xDB = 0x25$$

### 6.6.8. Communication Rules of RAM Transfer Command

This section shows communication rules of RAM transfer command. Transfer directions in the table are indicated as follows:

Transfer direction (C → T): From external host controller to target (TXZ+ micro controller)

Transfer direction (T → C): From target (TXZ+ micro controller) to external host controller

**Table 6.13 Communication Rules of RAM Transfer Command**

No.	Transfer direction	Transfer data	Description
1	C → T	Operation command data (0x10)	The external host controller transmits RAM transfer command data "0x10".
2	T → C	ACK response data for the operation command <ul style="list-style-type: none"> <li>• Normal state: 0x10</li> <li>• Abnormal state: 0x11</li> <li>• Communication error: 0x18</li> </ul>	The target checks the received data, and it sends ACK response data. If the received data has a receive error, the target sends ACK response data "0x18" indicating communication error, and then returns to waiting for new operation command data. If the received data does not have a receive error, the target checks the data against operation command data described in "Table 6.6 Operation Commands in Single Boot Mode". If checking is failed, the target sends ACK response data "0x11" indicating abnormal state, and then returns to waiting for new operation command data. If checking is succeeded, the target sends ACK response data "0x10" indicating normal state, and then waits for next data.
3	C → T	Password length (PLEN) (1 byte)	The external host controller transmits password length data "0xFF" of the code Flash.
4	C → T	Password length store address (PNSA) (4 bytes)	The external host controller transmits the address data where the password length is stored.
5	C → T	Password stores start address (PCSA) (4 bytes)	The external host controller transmits the start address where the password is stored.
6	C → T	Password string (255 bytes)	The external host controller transmits password data of the code Flash. If target is a blank product, the external host controller transmits dummy data.
7	C → T	CHECKSUM value of transmit data (at No.3 to No.6)	The external host controller calculates the CHECKSUM value of transmit data (at No.3 to No.6) and sends it. For details of CHECKSUM calculation, refer to "6.6.7.4. CHECKSUM Calculation".

No.	Transfer direction	Transfer data	Description
8	T → C	Password error check, password address error check, password area error check, ACK response data for CHECKSUM value. <ul style="list-style-type: none"> <li>• Blank: 0x14 (Note1)</li> <li>• Normal state: 0x10</li> <li>• Abnormal state: 0x11</li> <li>• Communication error: 0x18</li> </ul>	The target checks the received data, and then it sends ACK response data. If the received data has a receive error, the target sends ACK response data "0x18" indicating communication error, and then returns to waiting for new operation command data. If the received data does not have a receive error, the target checks a CHECKSUM value and verifies the Password. For details of password verification, refer to "6.6.7.3. Password". If password verification is failed, the target sends ACK response data "0x11" indicating abnormal state, and then returns to waiting for next operation command data. If password verification is succeeded, the target sends ACK response data "0x10" indicating normal state, and then waits for next transmit data. If target is a blank product, the target sends ACK response data "0x14" (Note1), and it waits for next transmit data.
9	C → T	RAM stored start address (31 to 24)	The external host controller transmits the RAM stored start address by dividing into 4 times as a next transmit data.
10	C → T	RAM stored start address (23 to 16)	Transmission order is as follows: 1st byte corresponds to bit 31 to bit 24 and 4th byte corresponds to bit 7 to bit 0 of RAM store start address. These addresses should be within "0x20000400" to the last address of RAM which a user program can be stored in.
11	C → T	RAM stored start address (15 to 8)	The target checks received data. If a receive error occurs, the target sends ACK response data "0x18" indicating communication error, and then returns to waiting for new operation command data. If a receive error does not occur, the target transmits nothing, and waits for next transmit data.
12	C → T	RAM stored start address (7 to 0)	The target checks received data. If a receive error occurs, the target sends ACK response data "0x18" indicating communication error, and then returns to waiting for new operation command data. If a receive error does not occur, the target transmits nothing, and waits for next transmit data.
13	C → T	The number of bytes of data stored in the RAM (15 to 8)	The external host controller transmits the number of bytes of transmit data. Transmission order is as follows: 1st byte corresponds to bit 15 to bit 8 and 2nd byte corresponds to bit 7 to bit 0 of transfer address. These addresses should be within "0x20000400" to the last address of RAM address.
14	C → T	The number of bytes of data stored in the RAM (7 to 0)	The target checks received data. If a receive error occurs, the target sends ACK response data "0x11" indicating communication error, and then returns to waiting for new operation command data. If a receive error does not occur, the target transmits nothing, and waits for next transmit data.
15	C → T	CHECKSUM value of transmit data (No.9 to 14)	The controller transmits a CHECKSUM value of transmit data (at No.9 to No.14).
16	T → C	ACK response data for a CHECKSUM value <ul style="list-style-type: none"> <li>• Normal state: 0x10</li> <li>• Abnormal state: 0x11</li> <li>• Communication error: 0x18</li> </ul>	The target checks the received data, and it sends ACK response data. If the received data has a receive error, the target sends ACK response data "0x18" indicating communication error, and then returns to waiting for next operation command data. If the received data does not have a receive error, the target checks a CHECKSUM value. If checking is failed, the target sends ACK response data "0x11" indicating abnormal state, and then returns to waiting for next operation command data. If checking is succeeded, the target sends ACK response data "0x10" indicating normal state, and then waits for next data.
17	C → T	RAM store data	The external host controller transmits data to be stored in the built-in RAM. The target receives data to be stored in the built-in RAM.
18	C → T	CHECKSUM value of transmit data (at No.17)	The external host controller transmits a CHECKSUM value of transmit data (at No.17).

No.	Transfer direction	Transfer data	Description
19	T → C	ACK response data for CHECKSUM verification <ul style="list-style-type: none"> <li>• Normal state: 0x10</li> <li>• Abnormal state: 0x11</li> <li>• Communication error: 0x18</li> </ul>	The target checks the received data, and it sends ACK response data. If the received data has a receive error, the target sends ACK response data "0x18" indicating communication error, and then returns to waiting for next operation command data. If the received data does not have a receive error, the target checks a CHECKSUM value. If checking is failed, the target responds ACK response data "0x11" indicating abnormal state, and then returns to waiting for next operation command data. If checking is succeeded, the target sends ACK response data "0x10" indicating normal state and jumps to RAM store start address (at No.9 to No.12). (Note)

Note: A setup of the functions (a port, UART, a timer/counter, built-in RAM, etc.) which the internal Boot program used is not initialized.

### 6.6.9. Communication Rules of Flash Memory Erasing Command

This section shows a communication rules of the Flash memory erasing command. Transfer directions in the table are indicated as follows:

Transfer direction (C → T): From external host controller to target (TXZ+ micro controller)

Transfer direction (T → C): From target (TXZ+ micro controller) to external host controller

**Table 6.14 Communication Rules of Flash Memory Erasing Command**


No.	Transfer direction	Transfer data	Description
1	C → T	Operation command data (0x40)	The external host controller transmits Flash memory erasing command data "0x40".
2	T → C	ACK response data for operation command <ul style="list-style-type: none"> <li>• Normal state: 0x40</li> <li>• Abnormal state: 0x41</li> <li>• Communication error: 0x48</li> </ul>	The target checks the received data, and it sends ACK response data. If the received data has a receive error, the target sends ACK response data "0x48" indicating communication error, and then returns to waiting for new operation command data. If the received data does not have a receive error, the target checks the data against operation command data described in "Table 6.6 Operation Commands in Single Boot Mode". If checking is failed, the target sends ACK response data "0x41" indicating abnormal state, and then returns to waiting for new operation command data. If checking is succeeded, the target sends ACK response data "0x40" indicating normal state, and then waits for next data.
3	C → T	Erase enable command data (0x54)	The external host controller transmits erase enable command data (0x54).
4	T → C	ACK response data for erase enable command data <ul style="list-style-type: none"> <li>• Normal state: 0x54</li> <li>• Abnormal state: 0x51</li> <li>• Communication error: 0x58</li> </ul>	The target checks the received data, and it sends ACK response data. If the received data has a receive error, the target sends ACK response data "0x58" indicating communication error, and then returns to waiting for new operation command data. If the received data does not have a receive error, the target checks erase enable command data "0x54". If checking is failed, the target responds ACK response data "0x51" indicating abnormal state, and then returns to waiting for next operation command data. If checking is succeeded, the target sends ACK response data "0x54" indicating normal state, and performs chip erasing.
5	-	-	Chip erasing in progress.
6	T → C	ACK response data for the checking completion of chip erasing <ul style="list-style-type: none"> <li>• Erasing completed: 0x4F</li> <li>• Abnormal state (blank check error): 0x4C</li> <li>• Abnormal state (time-out error): 0x47</li> </ul>	The target sends the result of chip erasing process. If the chip erasing process is completed, the target sends ACK response data "0x4F" indicating completion of chip erasing. If a blank check error occurs, the target sends ACK response data "0x4C" indicating abnormal state. If chip erasing command is aborted, the target sends ACK response data "0x47" indicating abnormal state and then returns to waiting for next operation command data.

### 6.6.10. Reprogramming Procedure of Flash Memory Using Reprogramming Algorithm in BOOT ROM

This section describes the reprogramming procedure of the Flash memory using reprogramming algorithm in the internal Boot program. (The Following example is using UART)

#### 6.6.10.1. Step-1


The condition of the Flash memory does not care whether an user program has been programmed or all data are erased. Since a programming routine and programming data are transferred via the UART, the UART of this device must be connected to an external host controller on the PCB. A programming routine (a) is prepared on the external host controller.



**Figure 6.15 Reprogramming Procedure of Flash Memory Using Reprogramming Algorithm in Internal Boot Program (1)**

### 6.6.10.2. Step-2


The reset is released when the pin condition is set to enter the Single Boot mode and the device boots up on the BOOT ROM. According to the procedure of Single Boot mode, the programming routine (a) via the UART from the source (the external host controller). A password verification is performed against the Password in the old user application program first. For details, refer to "(4) Password Setting Values and Setting Ranges" in section "6.6.7.3. Password".



**Figure 6.16 Reprogramming Procedure of Flash Memory Using Reprogramming Algorithm in Internal Boot Program (2)**

### 6.6.10.3. Step-3


After a password verification is completed, the internal Boot program transfers the programming routine (a) from source (the external host controller). The BOOT ROM loads this routine to the built-in RAM. The programming routine must be stored in the range from "0x20000400" to the last address which can be used for storing the program within the built-in RAM.



**Figure 6.17 Reprogramming Procedure of Flash Memory Using Reprogramming Algorithm in Internal Boot Program (3)**

#### 6.6.10.4. Step-4

The Boot program jumps to the programming routine (a) in the built-in RAM to erase the Flash memory area containing the old application program (the units of erase is arbitrary size).




**Figure 6.18 Reprogramming Procedure of Flash Memory Using Reprogramming Algorithm in Internal Boot Program (4)**

#### 6.6.10.5. Step-5

The Boot program executes the programming routine (a) to download new user application program from source (the external host controller) and programs it into the erased Flash memory area. After the programming is completed, enable protection function for Flash memory area which the new user application program is programmed in.


In the example below, the new user application program is transferred from the same external host controller via the same UART; they are used for transferring the programming routine (a). However, once the programming routine (a) in the built-in RAM starts operation, the transfer path and the source can be changed to ones prepared by user. The hardware board and programming routine can be designed to suit for user's system.



**Figure 6.19 Reprogramming Procedure of Flash Memory Using Reprogramming Algorithm in Internal Boot Program (5)**

### 6.6.10.6. Step-6

After programming of Flash memory is completed, the power supply is turned-off and the cable connected with target and external host controller is disconnected. And then, the power supply is turned-on. The device boots up in the Single Chip mode to execute the new user application program.



**Figure 6.20 Reprogramming Procedure of Flash Memory Using Reprogramming Algorithm in Internal Boot Program (6)**

## 6.7. How to Reprogram User Boot Program

This method switches the Page 0 to Page 1 to retain the user Boot program by the memory swap function when Flash memory is reprogrammed.

The following is an example of reprogramming procedure of user Boot program.

In following description, the conditions are assumed; swap size is 4K bytes (The swap size was set beforehand,) and the program of Page 1 is copied from Page 0.

### 6.7.1. Example of Flash Memory Reprogramming Procedure

#### 6.7.1.1. Step-1

Confirm that "00" can be read from  $[FCSWPSR]<SWP1><SWP0>$ .




Figure 6.21 Reprogram by User Boot Program (1)

### 6.7.1.2. Step-2

Check that  $[FCPSR0]<PG1>$  is "0". If the protection function is enabled ( $[FCPSR0]<PG1> = 1$ ) then write "0" to  $[FCPMR0]<PM1>$  to disable protection function temporary.




Figure 6.22 Reprogram by User Boot Program (2)

### 6.7.1.3. Step-3

The reprogramming routine is transferred to the built-in RAM, and move the PC (Program Counter) to the transferred routine.




Figure 6.23 Reprogram by User Boot Program (3)

#### 6.7.1.4. Step-4

The Page 1 is erased, and the reprogramming routine is reprogram from Page 0 to Page 1.




Figure 6.24 Reprogram by User Boot Program (4)

#### 6.7.1.5. Step-5

The automatic memory swap programming command sets `[FCSWPSR]<SWP1><SWP0>` to "01" to swap Page 0 and Page 1.




Figure 6.25 Reprogram by User Boot Program (5)

### 6.7.1.6. Step-6

The device is reset and released reset.

Because Page 1 is assigned to address 0, the device boots up from Page 1.

A user Boot program branches to the conditioning routine by detecting that  $[FCSWPSR]<SWP1><SWP0>$  is set to "01" (to step-7).




Figure 6.26 Reprogram by User Boot Program (6)

### 6.7.1.7. Step-7

Check that  $[FCPSR0]<PG1>$  is "0". If the protection function is enabled ( $[FCPSR0]<PG1> = 1$ ) then write "0" to  $[FCPMR0]<PM1>$  to disable protection function temporary.





Figure 6.27 Reprogram by User Boot Program (7)

Note: Protection function performs to address. Then Page 0 and Page 1 are swapped,  $<PG0>$  and  $<PM0>$  are for Page 1 and  $<PG1>$  and  $<PM1>$  are for Page 0.

### 6.7.1.8. Step-8


The reprogramming routine is transferred to the built-in RAM, and move the PC (Program Counter) to the transferred routine.



**Figure 6.28 Reprogram by User Boot Program (8)**

### 6.7.1.9. Step-9

The new user Boot program is reprogrammed to Page 0.



**Figure 6.29 Reprogram by User Boot Program (9)**

### 6.7.1.10. Step-10

The automatic memory swap erasing command is performed (following figure), or the automatic memory swap programming command sets `[FCSWPSR]<SWP1><SWP0>` to "11" to disable memory swap function for Page 0 and Page 1.




Figure 6.30 Reprogram by User Boot Program (10)

### 7. General Precautions

- Do not perform any operation that is not described in this document.
- Do not access the addresses that is not assigned to the registers in this document.
- It is recommended to confirm whether the programming/erasing was successfully completed by reading data in the Flash memory after command execution.

## 8. Revision History

**Table 8.1 Revision History**

Revision	Date	Description
1.0	2024-07-22	- First release
1.1	2025-01-17	- 6.5.2. (1-B) Example Procedure that Reprogramming Routine is Transferred from Host Changed figure 6.7 to 6.12
1.2	2025-09-30	- 2.2.3. Programming and Erasing Time of Code Flash Changed table 2.5

### RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA".

Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- **PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE").** Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. **IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT.** For details, please contact your TOSHIBA sales representative or contact us via our website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- **ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.**
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. **TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.**