


The circuit diagram shows a 2-bit parallel adder. It consists of two 74LS163 counters (SM53J66MFV) and two 74LS147 decoders (SML-D128WT86C). The adder takes two 2-bit binary inputs (DIAG1 and DIAG2) and produces a 4-bit binary output (LED2 and LED3). The circuit includes resistors R3, R4, R5, and R6, and a 5V supply.

Diagram illustrating the HTST-105-01-L-DV connector pinout. The diagram shows a 10-pin connector (CN2) with pins 1 through 10. Pins 1, 2, 3, 4, and 5 are connected to a 330 (J) 1608 resistor. Pins 6, 7, 8, 9, and 10 are connected to a 330 (J) 1608 resistor. The diagram also shows the connection of pins 1, 2, 3, 4, and 5 to a 330 (J) 1608 resistor. The diagram is labeled with 'HTST-105-01-L-DV' and 'GND'.



SW KEY-SPDT
S-2150

(C)Copyright 2024 Toshiba Electronic Devices & Storage Corporation