CDMOS Linear Integrated Circuit Silicon

TB9103FTG

Automotive 1-channel H-bridge(2-channel half-bridge) gate driver

1. Description

The TB9103FTG is 1-channel H-bridge gate driver and 2-channel half-bridge gate driver for automotive applications. It incorporates a charge pump circuit and utilizes an n-type external MOSFET. The functionality is streamlined to focus on turning the motor on and off, making it compact.

To prevent shoot-through current, dead-time control is achieved by monitoring Vgs.

It can realize low power consumption in sleep mode.

Having various fault detection functions, the product shuts down the gate drive and notifies faults from the DIAG pins (open drain).

TB9103FTG

P-VQFN24-0404-0.50-003

Weight: 0.04g (typ.)

2. Applications

The TB9103FTG is suitable for latching motor drive applications such as sliding doors and back doors, as well as for motor drive applications in windows, mirrors, and seats.

In addition, the product is suitable for replacing mechanical relays in motor control parts with semiconductors.

3. Features

- Equipped with two control modes: Half-bridge mode, H-bridge mode
- Can be used as 2-channel independent half-bridge.
    - Dead time control (monitoring Vgs) and shutdown control for each channel
- Can be used as H-bridge by combining half-bridges.
    - Dead time control and shutdown control as H-bridge
- Low power sleep mode
- Equipped with various fault detections:
    - VB low voltage detection, VCC low voltage detection, VCP over voltage boost detection
    - Gate-source voltage detection, gate voltage fault shutdown
    - Drain-source voltage detection (can set detection levels), overcurrent shutdown
    - Overheat detection, shutdown
    - Notification from the open-drain output pin when a fault is detected.
- Operating voltage range: VB 7 to 18 V, VCC 4.5 to 5.5 V
- Built-in 2x boost charge pump circuit capable of driving logic-level gate FETs.
- AEC-Q100 Grade 1 Qualified
- Small package (VQFN24: 4 mm square)

Start of commercial production
2025-03

4. Block Diagram

Fig. 1   TB9103FTG functional block diagram

Note: The above diagram is partially omitted and simplified in order to explain the functions and operations of the IC.

5. Pin Configuration

Not to scale

Fig. 2 Pin Configuration (Top View)

6. Pin Assignments

Table 1 Pin Assignments

Pin	Symbol	I/O	Description
1	VCC	-	This is a power supply pin of the IC. It is the power supply for analog circuits and control circuits.
2	DIAG1	OUT	This is an output pin of the diagnostic outcome by the fault detection function.
3	DIAG2	OUT	This is an output pin of the diagnostic outcome by the fault detection function.
4	SL2	IN	This is a standard pin of the gate driver for LS2 low-side FET.
5	GL2	OUT	This is an output pin of the gate drive signal for LS2 low-side FET.
6	SH2	IN	This is a standard pin of the gate driver for HS2 high-side FET.
7	GH2	OUT	This is an output pin of the gate drive signal for HS2 high-side FET.
8	DH	IN	This is a pin used for VDS detection of HS1 and HS2 high-side FETs.
9	GH1	OUT	This is an output pin of the gate drive signal for HS1 high-side FET.
10	SH1	IN	This is a standard pin of the gate driver for HS1 high-side FET.
11	GL1	OUT	This is an output pin of the gate drive signal for LS1 low-side FET.
12	SL1	IN	This is a standard pin of the gate driver for LS1 low-side FET.
13	VCP	-	It is the final input/output pins of the charge pump circuit. Connect it to the smoothing capacitor.
14	CP	-	It is the boosting pin for the charge pump circuit.
15	VDS	IN	This is a voltage input pin for setting the detection voltage of VDS detection.
16	CPD	-	It is the drive output pin of the charge pump circuit.
17	MODE	IN	This is a voltage input pin that sets the bridge operation mode.
18	VB	-	This is a power supply pin of the IC.
19	nSLEEP	IN	This is a voltage input pin that sets the IC into sleep mode. Setting the voltage to logic level Low will make the IC enter sleep mode.
20	GND	-	This is a GND pin.
21	IN1	IN	This is the logic level signal input pin 1 , which controls the ON/OFF state of the power FET that forms the bridge.
22	IN2	IN	This is the logic level signal input pin 2 , which controls the ON/OFF state of the power FET that forms the bridge.
23	IN3	IN	This is the logic level signal input pin 3 , which controls the ON/OFF state of the power FET that forms the bridge.
24	IN4	IN	This is the logic level signal input pin 4 , which controls the ON/OFF state of the power FET that forms the bridge.

7. FUNCTIONAL OPERATIONS

Table 2 shows the operating states that TB9103FTG may assume.

The TB9103FTG goes into reset state when VCC detects low voltage.

In the reset state, the circuitry of each part is stopped, and the latch circuit is initialized.

When VCC is at a normal voltage and the nSLEEP pin is Low, The TB9103FTG goes into sleep state.

In the sleep state, the operation of each part stops, and some of the power is disconnected to achieve low power consumption.

In the sleep state, the DIAG output goes into High-impedance state, but the latch that stores the abnormal state keeps its value without initializing it. After indicating the sleep state, keep it in the sleep state for at least the tSLEEP time.

After shifting to the normal operation state, The TB9103FTG checks the MODE pin and sets an operation mode, half-Bridge or H-Bridge. The condition to hold the operation mode setting is when the "Reset release state and the sleep release state (nSLEEP = High)" are established at the same time. The DIAG output operates according to the abnormal states.

During the tWAKE period after releases, set IN1, IN2, IN3, IN4 to Low ("High-Z").

The gate drive section receives the MCU instructions from IN1, IN2, IN3, and IN4 and makes the gate output (GH1, GL1, GH2, and GL2) according to the instructions.

Each time the instructions from the MCU are changed, the gate drive section first turns off both the high-side and low-side FETs to avoid shoot-through current and confirms they are off. After confirmation, it then drives according to the new instructions.

Table 2 Operation state

Operation states of IC	Charge pump	Bridge Control Logic	DIAG output (DIAG1, DIAG2)	Gate output (GH1 - SH1, GL1 – SL1, GH2 – SH2, GL2 – SL2)	Operation states of the external FET (states of SH1, SH2)
"Reset state" VCC < VCCLOd nSLEEP = L INx = L	In stopped state	In stopped state, In initial state	High-Z (Note3)	RL	OFF at both high and low sides (High-Z)
"Sleep state" VCC = VCCrng nSLEEP=L INx = L	In stopped state	In stopped state (Note2)	High-Z (Note1) (Note3)	RL	OFF at both high and low sides (High-Z)
"Normal operation state" VCC = VCCrng nSLEEP=H INx = L/H (Operation)	In operation	In operation	In operation	In operation	In operation (Operation according to gate outputs)

Explanation of symbols:
RL: Low by resistor; L: Low; H: High; High-Z: High impedance state
INx: IN1, IN2, IN3, IN4

Note1: The internal latch that stores the abnormal states retains its values.
Note2: Any instruction from IN1, IN2, IN3, and IN4 in sleep state will not be executed.
Note3: High output by external pull-up

7.1. VCC Low Voltage Detection Circuit

The VCC low voltage detection circuit monitors the voltage of the VCC pin and detects voltage drops.

When the voltage drops below VCCLOd, the circuit enters reset state, suspending all circuits and turning OFF all external FET gate drives (shutdown). The reset state is released when the voltage rises above VCCLOr. Normal operation starts after releasing reset. During the reset, the charge pump is stopped, so the boost may be insufficient. After releasing reset, make sure to wait at least Twake before driving the gate.

In addition, the detection comparator has a hysteresis of VCCLOHYS to prevent chattering, and also has a built-in filter at the latter part of the comparator for eliminating pulses of less than tVCCLO.


Fig. 3   VCC low voltage detection operation

Note: The above diagram is partially omitted and simplified in order to explain the functions and operations of the IC.

7.2. VB Low Voltage Detection Circuit

The voltage detection circuit monitors the voltage of the VB pin and detects voltage drops. To avoid partial turn-on of the external FETs, when the voltage drops below VBLOd, the charge pump circuit stops, turning OFF all external FET gate drives (shutdown).It then outputs an error signal to the DIAG1 and DIAG2 pins.

When the voltage rises above VBLOr, shutdown is released, and normal operation begins. To resume gate drive, in half-bridge mode, set all INx pins to Low; in H-bridge mode, set IN1 and IN2 pins to Low. The shutdown can then be released, the DIAG1 and DIAG2 pins can be returned to normal, and normal operation can resume after the tWAKE time.

In addition, the detection comparator has a hysteresis of VBLOHYS to prevent chattering.

Note: INx: IN1, IN2, IN3, IN4

Fig. 4   VB low voltage detection operation

Note: The above diagram is partially omitted and simplified in order to explain the functions and operations of the IC.

7.3. Charge Pump Circuit

The TB9103FTG includes a built-in 2x charge pump circuit to drive the gate of the external high-side N-channel MOSFET. This operates at a typical frequency of 200kHz, which is below the broadcast band.

The charge pump operation stops when nSLEEP is Low, during the internal reset period, during the VB low voltage detection period, and during the overheat detection.

The voltage at the VCP pin is maintained at a constant level by immediately stopping the boost when it exceeds the clamp voltage of VCPCL1d.

Do not apply external voltage to the VCP pin.

Fig. 5   Example of charge pump circuit

Note: The above diagram is partially omitted and simplified in order to explain the functions and operations of the IC.

Table 3   Charge pump circuit operation definition

Operation state of IC	Charge pump operation	VCP discharge operation
Reset (VCC low voltage detection)	In stopped state	In stopped state
Sleep (nSLEEP=Low)	In stopped state	In stopped state
VB Low voltage detection (VUVDET_X=0)	In stopped state	In stopped state
VCP Clamp 2 excessive voltage (VCPCL2d<VCP)	In stopped state	Discharge
VCP over voltage boost detection excessive voltage (VCPOVd<VCP)	In stopped state	Discharge
VCP Clamp 1 excessive voltage (VCPCL1d<VCP)	In stopped state	In stopped state
Overheat detection	In stopped state	In stopped state
Those other than the above	In operation	In stopped state

7.3.1. VCP pin high-voltage detection circuit

In addition to immediately suspending the boosting voltage to prevent the TB9103FTG from exceeding the withstand voltage of its elements when the VCP pin voltage exceeds VPCCL2d, the charge pump voltage also discharges the externally connected smoothing capacitor C$_{VCP}$.

7.3.2. VCP Over voltage boost Detection circuit

The VCP over-voltage detection circuit monitors the voltage at the VCP pin based on the voltage at the VB pin and detects excessive voltage rise. The control logic circuit performs the following actions when the voltage exceeds VCPOVd to prevent the gate-source voltage of the external FET from exceeding its maximum rating:
- Immediately stops boosting.
- Discharges the externally connected smoothing capacitor Cvcp.
- Turns off (shuts down) the gate drive of all external FETs.
- Outputs an error to the DIAG1 and DIAG2 pins.

After the voltage drops below VCPOVd, the charge pump starts operating again. To resume gate drive, set all IN1, IN2, IN3, and IN4 pins to Low in half-bridge mode, and set IN1 and IN2 pins to Low (High-Z instruction) in H-bridge mode. This will release the shutdown, return the DIAG1 and DIAG2 pins to normal, and allow normal operation to begin after the tWAKE time.

Note: INx: IN1, IN2, IN3, IN4

Fig. 6   VCP over voltage boost detection and shutdown operation

Note: The above diagram is partially omitted and simplified in order to explain the functions and operations of the IC.

2025-02-06
Rev. 1.0

7.4. Gate Drive Circuit

Fig. 7 shows the block diagram of the gate drive.

The high-side gate driver outputs enough voltage to turn ON the external high-side N-channel MOSFET, with an output resistor Ronhssrc of 500Ω (typ.). When turning OFF, it shunts the section between the gate and the source through the output resistor Ronhssnk of 50Ω (typ.).

The low-side gate driver outputs enough voltage to turn ON the external low-side N-channel MOSFET. Additionally, to keep the gate voltage of the external FET below a rated value, the gate driver outputs a clamped voltage inside the IC. Its output resistor Ronlssrc is 500Ω (typ.). When turning OFF, the gate driver shunts the section between the gate and the source through the output resistor Ronlssnk of 50Ω (typ.).

When the IC is in reset or sleep state, the gate driver output shunts the section between the gate and the source with the pull-down resistors RHSOFF and RLSOFF, which are 150kΩ (typ.).

Additionally, please ensure that GH1, GL1, GH2, and GL2 do not connect to VCC or GND.

Fig. 7   Block diagram of gate drive circuit

Note: The above diagram is partially omitted and simplified in order to explain the functions and operations of the IC.

7.4.1. Gate-source voltage detection circuit

To determine the end of dead time, the circuit compares the gate-source voltage with VGSDEAD.


Fig. 8 Dead time control circuit—Section for VGS voltage detection

Note: The above diagram is partially omitted and simplified in order to explain the functions and operations of the IC.

7.5. Control Logic (Control Logic and Bridge Control Logic)

The TB9103FTG has five input pins (nSLEEP, IN1, IN2, IN3, and IN4) for bridge control and one input pin (MODE) for selecting half-bridge or H-bridge. The input signal to nSLEEP is processed by the control signal input section, which eliminates glitches. The five input signals have pull-down resistors to stop the function of the IC in the event of a pin open failure.

Fig. 9   Block configuration example of control logic

Note: The above diagram is partially omitted and simplified in order to explain the functions and operations of the IC.

7.5.1. Mode setting

The TB9103FTG can select its operating mode based on the voltage at the MODE pin. This setting is determined by either pulling the MODE pin up to VCC or down to GND. However, when setting this through a resistor, it is necessary to choose a resistance value that is significantly smaller than the internal resistance of the IC. The selected mode latches when the power supply VCC exceeds VCCLOr and the condition nSLEEP=High are met simultaneously.

Fig. 10 shows the interface circuit for the MODE pin.

Fig. 10　MODE pin interface circuit

Note: The above diagram is partially omitted and simplified in order to explain the functions and operations of the IC.

Table 4　MODE pin settings

R_{MODE2}, R_{MODE1} Setting		MODE pin voltage	Bridge mode
R_{MODE2}	R_{MODE1}		
<47kΩ+10%	Open	MODE2set	Half-bridge mode
Open	<47kΩ+10%	MODE1set	H-bridge mode
Open	Open	Those other than the above	Error (Refer to Table 8 Detection function mode pin open)

7.5.1.1. Mode setting pin open detection circuit

When the TB9103FTG detects that the MODE pin is open, it turns OFF (shuts down) all external FETs and outputs an error to the DIAG1 and DIAG2 pins.

The error output is updated at the timing to latch the mode state again (after releasing reset and nSLEEP).

7.5.2. Half-bridge mode
7.5.2.1. Operation description

The TB9103FTG operates as two independent channels in half-bridge mode.

The first half-bridge CH1 is controlled by the signals of IN1 and IN2 pins. In half-bridge mode, dead time is automatically inserted when the drive instructions by the IN1 and IN2 pins are changed so that the high-side external FET HS1 and the low-side external FET LS1 are not turned ON at the same time. The gate voltage fault detection function monitors the voltage between GH1 and SH1 and the voltage between GL1 and SL1 and compares the difference with the indication of the IN1 and IN2 pins when it is outside the monitoring mask time. The drain-current overcurrent detection function monitors the voltage between DH and SH1 as well as the voltage between SH1 and SL1 and monitors and judges whether the external FET is in a sufficiently ON state when it is outside the monitoring mask time.

The second half-bridge CH2 is controlled by the signals of IN3 and IN4 pins. In half-bridge mode, dead time is automatically inserted when the drive instructions by the IN3 and IN4 pins are changed so that the high-side external FET HS2 and the low-side external FET LS2 are not turned ON at the same time. The gate voltage fault detection function monitors the voltage between GH2 and SH2 and the voltage between GL2 and SL2 and compares the difference with the indication of the IN3 and IN4 pins when it is outside the monitoring mask time. The drain-current overcurrent detection function monitors the voltage between DH and SH2 as well as the voltage between SH2 and SL2 and monitors and judges whether the external FET is in a sufficiently ON state when it is outside the monitoring mask time.

The TB9103FTG does not have the ability to measure motor current. When installing an external monitor resistor, use it within the absolute maximum rating.

Set unused channels' INx to Low.

Note: INx: IN1, IN2, IN3, IN4

7.5.2.2. Truth table

Tables 5 and 6 show possible operating states in half-bridge mode.

Table 5   Truth table for first half-bridge CH1

Internal	Inputs			Outputs		Descriptions
Reset	nSLEEP	IN1	IN2	GH1-SH1	GL1-SL1	
Reset	X	X	X	RL	RL	IC is in reset state. HS1 and LS1 are off.
Operation (Note2)	L	X	X	RL	RL	IC is in sleep mode. HS1 and LS1 are off.
Operation	H	L	L	L	L	HS1 and LS1 are off.
Operation	H	H	L	H	L	HS1 is on, LS1 is off.
Operation	H	L	H	L	H	HS1 is off, LS1 is on.
Operation	H	H	H	L	L	HS1 and LS1 are off. (Note1)

Table 6   Truth table for second half-bridge CH2

Internal	Inputs			Outputs		Descriptions
Reset	nSLEEP	IN3	IN4	GH2-SH2	GL2-SL2	
Reset	X	X	X	RL	RL	IC is in reset state. HS2 and LS2 are off.
Operation (Note2)	L	X	X	RL	RL	IC is in sleep mode. HS2 and LS2 are off.
Operation	H	L	L	L	L	HS2 and LS2 are off.
Operation	H	H	L	H	L	HS2 is on, LS2 is off.
Operation	H	L	H	L	H	HS2 is off, LS2 is on.
Operation	H	H	H	L	L	HS2 and LS2 are off. (Note1)

Explanation of symbols:
X: Do not care; RL: Low via resistor; L: Low via active element
H: High by active element; High-Z: High impedance state

Note1: Release operation is not performed when a fault is detected. It is recommended to set both sides to off, with IN1 = IN2 = Low for CH1 and IN3 = IN4 = Low for CH2.
Note 2: During sleep mode, the internal circuits are stopped, and some circuits are powered off.

7.5.2.3. Definition of current path

In half-bridge mode, the current path of the external N-channel MOSFET used for the TB9103FTG is defined as shown in Fig. 11. The solid line shows the current path when driving. In addition, the dotted line indicates the path of regenerative current.


Fig. 11   Definition of current path

Explanation of symbols:
High-Z: High impedance state

Note: The above diagram is partially omitted and simplified in order to explain the functions and
operations of the IC.

7.5.2.4. Drive control flowchart

Fig. 12 shows the drive control flowchart in half-bridge mode.
Fig. 13 shows drive control combinations which are not shown in Fig. 12.

Fig. 12   Half-bridge flowchart 1 (for each channel)

Note: The above diagram is partially omitted and simplified in order to explain the functions and operations of the IC.

Fig. 13   Half-bridge flowchart 2—Other drive control combinations

Note: The above diagram is partially omitted and simplified in order to explain the functions and operations of the IC.

7.5.3. H-bridge mode
7.5.3.1. Operation description

The TB9103FTG operates as a one-channel H-bridge in H-bridge mode.

Control is managed by the signals at the IN1 and IN2 pins. It is recommended that the IN3 and IN4 pins be connected to GND. In H-bridge mode, when the drive instructions from the IN1 and IN2 pins change, dead time is automatically inserted so that the external FETs (HS1 and LS1) on both sides of the half-bridge CH1 are not turned on at the same time, and the external FETs (HS2, LS2) on both sides of CH2 are not turned on at the same time. The gate voltage fault detection function monitors the voltage between GH1 and SH1, the voltage between GL1 and SL1, the voltage between GH2 and SH2, and the voltage between GL2 and SL2, and compares the difference with the indication of the IN1 and IN2 pins when it is outside the monitoring mask time. The drain-current overcurrent detection function monitors the voltage between DH and SH1, the voltage between SH1 and SL1, the voltage between DH and SH2, and the voltage between SH2 and SL2 and monitors and judges whether the external FETs are in the ON state when it is outside the monitoring mask time.

The TB9103FTG does not have the ability to measure motor current. When installing an external monitor resistor, use it within the absolute maximum rating.

7.5.3.2. Truth table

Table 7 shows possible logical states in H-bridge mode.

Table 7　Truth table for H-bridge mode

Internal	Inputs			Outputs				Descriptions
Reset	nSLEEP	IN1	IN2	GH1-SH1	GL1-SL1	GH2-SH2	GL2-SL2	
Reset	X	X	X	RL	RL	RL	RL	IC is in reset state. HS1, LS1, HS2, and LS2 are off. Motor phase input is High-Z.
Operation (Note2)	L	X	X	RL	RL	RL	RL	IC is in sleep mode. HS1, LS1, HS2, and LS2 are off. Motor phase input is High-Z.
Operation	H	L	L	L	L	L	L	HS1, LS1, HS2, and LS2 are off. Motor phase input is High-Z.
Operation	H	H	L	H	L	L	H	HS1 and LS2 are on, HS2 and LS1 are off. Motor phase input is Forward drive (SH1→SH2)
Operation	H	L	H	L	H	H	L	HS2 and LS1 are on, HS1 and LS2 are off. Motor phase input is Reverse drive (SH2→SH1)
Operation	H	H	H	L	H	L	H	LS1 and LS2 are on, HS1 and HS2 are off. Motor phase input is Brake

Explanation of symbols:
X: Do not care; RL: Low through resistor; L: Low through active element
H: High by active element; High-Z: High impedance state

Note 1: It is recommended that the IN3 and IN4 pins be connected to GND.
Note 2: During sleep mode, the internal circuits are stopped, and some circuits are powered off.

7.5.3.3. Definition of current path

In H-bridge mode, the current path of the external N-channel MOSFETs used for the TB9103FTG is defined as shown in Fig. 14.

The red solid line indicates the current path in forward drive, and the blue solid line indicates the current path in reverse drive.

The dotted line indicates the regenerative current path in forward drive, and the two-dot chain line indicates the regenerative current path in reverse drive.


Fig. 14   Definition of current path

Explanation of symbols:
High-Z: High impedance state

Note: The above diagram is partially omitted and simplified in order to explain the functions and operations of the IC.

Disconnecting the current to the motor will generate a back electromotive force in the motor.

At the time of the High-Z state, the back EMF is regenerated through the power supply.

If the sink capability of the power supply is not available, the power and output pins of the IC may rise above the rated rate.

The back electromotive force of the motor depends on the conditions of use and the characteristics of the motor.

Please make sure that there is no risk of damage or malfunction of the IC and that there is no risk of destruction or malfunction in the peripheral circuits under the customer's usage conditions.

Note: High-Z: High impedance

7.5.3.4. Drive control flowchart

Fig. 15 shows the bridge drive control flowchart in H-bridge mode.
Fig. 16 shows drive control combinations which are not shown in Fig. 15.

Fig. 15   H-bridge flowchart 1

Note: The above diagram is partially omitted and simplified in order to explain the functions and operations of the IC.

Fig. 16   H-bridge flowchart 2—Other drive control combinations

Note: The above diagram is partially omitted and simplified in order to explain the functions and
operations of the IC.

7.6. Fault Detection Functions

The TB9103FTG has various fault detection functions. This chapter describes them. As for the following functions, refer to each chapter in parenthesis: VCC low voltage detection (Chapter 7.1), VB low voltage detection (Chapter 7.2), VCP over voltage boost detection circuit (Chapter 7.3.2), mode setting pin open detection circuit (Chapter 7.5.1.1). VDS detection threshold setting pin open detection circuit (Chapter 7.6.5.1) and overheat shutdown (Chapter 7.6.6).

7.6.1. Types of fault detection functions and corresponding operations

The TB9103FTG has functions to detect fault states shown in Table 8, shut down the gate drive, and output to the DIAG1 and DIAG2 pins according to the fault conditions shown in Table 9.

Anomaly detection can occur simultaneously in multiple instances. Additionally, if an abnormality is detected while driving the gate and a shutdown occurs, the shutdown itself may also trigger a gate drive abnormality judgment.

The output to the DIAG1 and DIAG2 pins prioritizes abnormal conditions and outputs corresponding to the highest priority abnormal conditions.

Table 8　Detection functions and corresponding operations

No.	Detection function	Gate drive output (VGS), Charge pump operating state	Release condition
1	CH1 (HS1, LS1) IDS overcurrent judgment (Voltage monitoring between DS)	In half-bridge mode: GH1=GL1=Low In H-bridge mode: GH1=GL1=GH2=GL2=Low Charge pump=Operation	In half-bridge mode: Change both the IN1 and IN2 pins from other states to Low. In H-bridge mode: Change both the IN1 and IN2 pins from other states to Low.
2	CH1 (HS1, LS1) Gate drive fault judgment (Voltage monitoring between GS)	In half-bridge mode: GH1=GL1=Low In H-bridge mode: GH1=GL1=GH2=GL2=Low Charge pump=Operation	In half-bridge mode: Change both the IN1 and IN2 pins from other states to Low. In H-bridge mode: Change both the IN1 and IN2 pins from other states to Low.
3	CH2 (HS2, LS2) IDS overcurrent judgment (Voltage monitoring between DS)	In half-bridge mode: GH2=GL2=Low In H-bridge mode: GH1=GL1=GH2=GL2=Low Charge pump=Operation	In half-bridge mode: Change both the IN3 and IN4 pins from other states to Low. In H-bridge mode: Change both the IN1 and IN2 pins from other states to Low.
4	CH2 (HS2, LS2) Gate drive fault judgment (Voltage monitoring between GS)	In half-bridge mode: GH2=GL2=Low I n H-bridge mode: GH1=GL1=GH2=GL2=Low Charge pump=Operation	In half-bridge mode: Change both the IN3 and IN4 pins from other states to Low. In H-bridge mode: Change both the IN1 and IN2 pins from other states to Low.
5	MODE pin open	GH1=GL1=GH2=GL2=Low Charge pump=Operation	Recovery when nSLEEP=High and reset release by VCC are satisfied
6	VDS pin open	GH1=GL1=GH2=GL2=Low Charge pump=Operation	Recovery when released
7	Overheat detection	GH1=GL1=GH2=GL2=Low Charge pump=Stop	The Charge Pump will be restored as soon as it is resolved. In half-bridge mode: Change each of the IN1, IN2, IN3, and IN4 pins from other states to Low. In H-bridge mode: Change both the IN1 and IN2 pins from other states to Low. (Note2), (Note3)
8	VB low voltage detection	GH1=GL1=GH2=GL2=Low Charge pump=Stop	The Charge Pump will be restored as soon as it is resolved. In half-bridge mode: Change each of the IN1, IN2, IN3, and IN4 pins from other states to Low. In H-bridge mode: Change both the IN1 and IN2 pins from other states to Low. (Note2), (Note3)
9	VCC low voltage detection	GH1=GL1=GH2=GL2=RL Charge pump=Stop	Recovery when low voltage is released (Note1)
10	VCP over voltage boost detection	GH1=GL1=GH2=GL2=Low Charge pump=Stop	The Charge Pump will be restored as soon as it is resolved. In half-bridge mode: Change each of the IN1, IN2, IN3, and IN4 pins from other states to Low. In H-bridge mode: Change both the IN1 and IN2 pins from other states to Low. (Note2), (Note3)
11	No detection	Normal operation	-

RL: Low through a shunt resistor between the gate and the source

Note1: When VCC low voltage is detected, the internal of the TB9103FTG goes into reset state.
Note2: When released while in the fault detection state, all gate drivers will go Low, and the charge pump will stop.
Note3: After performing the release operation by the IN1,IN2, it is necessary to wait for the tWAKE period.

Table 9   Detection details and DIAG1, DIAG2 pins

No.	Detected contents	DIAG Output Priority	DIAG1 pin output	DIAG2 pin output	Remarks
5	MODE pin open	High	Low	Low	Fault common to both CHs detected
6	VDS pin open	High	Low	Low	Fault common to both CHs detected
7	Overheat detection	High	Low	Low	Fault common to both CHs detected
8	VB low voltage detection	High	Low	Low	Fault common to both CHs detected
9	VCC low voltage detection	High	Low	Low	Fault common to both CHs detected
10	VCP over voltage boost detection	High	Low	Low	Fault common to both CHs detected
1	CH1 (HS1, LS1) IDS overcurrent judgment (monitoring voltage between DS)	Middle	Low	High	Fault detected on CH1
2	CH1 (HS1, LS1) Gate drive fault judgment (monitoring voltage between GS)	Middle	Low	High	Fault detected on CH1
3	CH2 (HS2, LS2) IDS overcurrent judgment (monitoring voltage between DS)	Low	High	Low	Fault detected on CH2
4	CH2 (HS2, LS2) Gate drive fault judgment (monitoring voltage between GS)	Low	High	Low	Fault detected on CH2
11	No detection	-	High	High	-

Note: The output to the DIAG1 and DIAG2 pins prioritizes abnormal conditions and outputs corresponding to the highest priority abnormal conditions.

7.6.2. DIAG1 and DIAG2 pins

DIAG1 and DIAG2 pins, which are open drain outputs, must be connected to the power supply (VCC) through an external resistor. Connect the pull-up to the power supply pin of the circuit (e.g., MCU) used for judgment by inputting the DIAG signal.

Fig. 17   DIAG1 and DIAG2 pins

Note: The above diagram is partially omitted and simplified in order to explain the functions and operations of the IC.

### 7.6.3. VGS monitoring, gate driver fault detection, and shutdown operation

The TB9103FTG diverts part of the dead time control circuit to monitor whether the drive instructions of the IN1, IN2, IN3 and IN4 pins are consistent with the states of the GH1, GH2, GL1 and GL2 pins. When the drive instruction is changed, judgment is not made until tVGSF has passed since the change. If the state is different from those indicated in Tables Table 5, Table 6 and Table 7 when it is outside of the tVGSF time, a gate driver fault is assessed to have occurred.

When the gate driver fault is assessed to have occurred, the DIAGx pin is set to the states shown in No.2 and 4 of Table 9, and all the external FETs of the channel judged to be faulty are turned OFF (shutdown) in half-bridge mode. All the external FETs are turned OFF (shutdown) in H-bridge mode.

To restore the operation after gate driver fault and turning OFF the external FETs, in half-bridge mode, set all the INx pins of the channel judged to be faulty to Low. In H-bridge mode, set the IN1 and IN2 pins to Low.

Note: INx: IN1, IN2, IN3, IN4 , DIAGx: DIAG1, DIAG2

Fig. 18   VGS monitoring and fault detection circuit block diagram

Note: The above diagram is partially omitted and simplified in order to explain the functions and operations of the IC.

Fig. 19　VGS monitoring, fault detection, and shutdown operation

Note：The above diagram is partially omitted and simplified in order to explain the functions and operations of the IC.

7.6.4. VDS monitoring, IDS overcurrent detection, and shutdown operation

Fig. 20 shows the concept of connection to external FETs.

The TB9103FTG monitors whether the drain-source voltage VDS is lower than the set voltages of HS_Vref and LS_Vref while the external FET gate is being driven.

When the drive instruction is changed, the TB9103FTG does not monitor until tVDSF has passed since the change. If the VDS is higher than the set voltages of HS_Vref and LS_Vref while the gate of the external FET is being driven ON when it is outside the tVDSF time, the TB9103FTG will judge it as overcurrent.

When overcurrent is judged, the DIAG pins are set to the states shown in No.1 and 3 of Table 9, and in half-bridge mode, all the external FET drives of the channel judged to be faulty are turned OFF (shutdown). In H-bridge mode, all the external FET drives are turned OFF (shutdown).

To restore operation after overcurrent is judged and the external FETs are turned OFF (shutdown), in half-bridge mode, set all the INx pins of the channel judged to be faulty to Low. Set the IN1 and IN2 pins to Low in H-bridge mode.

Additionally, if the charge pump's boost is insufficient and the external high-side FET is not fully turned on, the VDS may become higher than the set voltage HS_Vref.

Note: INx: IN1, IN2, IN3, IN4

Fig. 20   Block diagram of IDS overcurrent detection by VDS monitoring

Note: The above diagram is partially omitted and simplified in order to explain the functions and operations of the IC.

Fig. 21 Timing chart of IDS overcurrent detection by VDS monitoring

Note: The above diagram is partially omitted and simplified in order to explain the functions and operations of IC.

7.6.5. VDS detection threshold voltage setting

High-side threshold voltage "HS_Vref" and low-side threshold voltage "LS_Vref" used for VDS detection can be set by the voltage applied to the VDS pin. They also have the function disabling VDS monitoring.

This setting, which is selected with an external resistor, needs to be set using a relatively high resistance in order to minimize VCC current consumption.

Fig. 22   VDS pin interface circuit

Note: The above diagram is partially omitted and simplified in order to explain the functions and operations of the IC.

Table 10   VDS threshold voltage setting

Example of R_{VDS1} R_{VDS1}	VDS pin voltage	VDS pin voltage setting (HS_Vref, LS_Vref)
Open	VDS4dset	Error
270kΩ ±10%	VDS3dset	VDS3d
130kΩ ±10%	VDS2dset	VDS2d
51kΩ ±10%	VDS1dset	VDS1d
≤1kΩ ±10%	VDS0dset	VDS detection disabled

7.6.5.1. VDS detection threshold setting pin open detection circuit

When the TB9103FTG detects that the VDS pin is open, it turns OFF (shuts down) all the external FETs and outputs an error to the DIAG1 and DIAG2 pins. It automatically recovers after the error output is canceled.

7.6.6. Overheat detection, shutdown

When the controller chip exceeds the overheat detection temperature of TTSDd, the TB9103FTG turns OFF (shuts down) all the external FETs and outputs an error to the DIAG1 and DIAG2 pins.

When the chip temperature drops below the release threshold temperature of TTSDr start the charge pump operation. To resume gate drive, set all INx pins to Low in half-bridge mode, and set IN1 and IN2 pins Low (High-Z indication) in H-bridge mode. Then, the shutdown is released, the DIAG1 and DIAG2 pins are returned to normal, and normal operation can resume after the tWAKE.

Note: INx: IN1, IN2, IN3, IN4   High-Z: High impedance

Fig. 23   Overheating detection timing chart

Note: The above diagram is partially omitted and simplified in order to explain the functions and operations of the IC.

8. PRODUCT SPECIFICATIONS/RATINGS

8.1. Absolute Maximum Ratings

Unless otherwise specified, Ta=-40 to 125°C, voltage is based on GND, and the direction of current flowing into the pin is positive.

Spec No.	Characteristics	Symbol	Condition	Rating	Unit
8.1.1	Power supply voltage 1 VB	Vb		-0.3 to Vcp+0.3 (≤18)	V
8.1.2				to Vcp+0.3 (≤40) ≤1sec	V
8.1.3	Power supply voltage 2 VCC	Vcc		-0.3 to 6	V
8.1.4	Charge pump voltage1 CPD	Vcp1		-0.3 to Vb+0.3 (≤36)	V
8.1.5				to Vb+0.3 (≤40) ≤1sec	V
8.1.6	Charge pump voltage2 CP	Vcp2		-0.3 to Vcp+0.3 (≤36)	V
8.1.7				to Vcp+0.3 (≤40) ≤1sec	V
8.1.8	Charge pump voltage3 VCP	Vcp3		-0.3 to 36	V
8.1.9				to 40 ≤1sec	V
8.1.10	High-side gate pin voltage GH1, GH2	Vgh		-0.3 to Vcp+0.3 (≤40)	V
8.1.11	Low-side gate pin voltage GL1, GL2	Vgl		-0.3 to Vb+0.3 (≤40)	V
8.1.12	High-side drain pin voltage DH	Vdh		-0.3 to Vcp+0.3 (≤40)	V
8.1.13	High-side source pin voltage SH1, SH2	Vsh		-0.3 to Vcp+0.3 (≤40)	V
8.1.14				-2 to ≤0.1msec	V
8.1.15	Low-side source pin voltage SL1, SL2	Vsl		-0.3 to Vb+0.3 (≤40)	V
8.1.16				-2 to ≤0.1msec	V
8.1.17	Pin voltage nSLEEP	Vin1		-0.3 to 6	V
8.1.18	Pin voltage IN1,IN2,IN3,IN4	Vin2		-0.3 to Vcc+0.3 (≤6)	V
8.1.19	Pin voltage MODE	Vin3		-0.3 to 40	V
8.1.20	Pin voltage VDS	Vin4		-0.3 to Vb+0.3 (≤40)	V
8.1.21	Pin voltage DIAG1,DIAG2	Vod1		-0.3 to 6	V
8.1.22	Differential voltage between pins VB, DH	Vdif1	VB-DH	-2 to 2	V
8.1.23	Differential voltage between pins DH, SH1, SH2	Vdif2	SH1-DH, SH2-DH	to 2	V
8.1.24	Differential voltage between pins SH1, SH2,SL1, SL2	Vdif3	SL1-SH1, SL2-SH2	to 2	V
8.1.25	Ambient temperature	Ta		-40 to 125	°C
8.1.26	Junction temperature	Tj		-40 to 150	°C
8.1.27	Storage temperature	Tstg		-55 to 150	°C

The absolute maximum ratings are standard values that must not be exceeded even momentarily.
When any absolute maximum rating is exceeded, it may cause destruction, degradation, or damage to the IC and/or other parts. Design systems so that absolute maximum ratings are not exceeded in any operating condition.
Please use this IC within the operating ranges described above.

8.2. Operating Ranges

Spec No.	Characteristics	Symbol	Condition	Min	Typ.	Max	Unit
8.2.1	Power supply voltage operating range 1 VB	VBrng	VBrng≥VCCrng	7	-	18	V
8.2.2	Power supply voltage operating range 2 VCC	VCCrng	VBrng≥VCCrng	4.5	-	5.5	V
8.2.3	Junction temperature operating range	Tjrng		-40	-	150	°C

8.3. Thermal Resistance

Spec No.	Characteristics	Symbol	Condition	Min	Typ.	Max	Unit
8.3.1	Thermal resistance	R_{thJA}	-	-	39.9	-	°C/W

Fig. 24   Power Dissipation

Note: Board= JEDEC 4-layer board

8.4. Electrical Characteristics

Unless otherwise specified, VB=7 to 18 V, VCC=4.5 to 5.5 V (VB≥VCC), and Ta= -40 to 125° C.
All the voltages are referenced to GND, and the current direction that flows into the pin is positive.

8.4.1. Power

Spec No.	Characteristics	Symbol	Condition	Min	Typ.	Max	Unit
8.4.1.1	Operating power supply current VB	IVB	nSLEEP=High, no load (not connected with external FET), Rcp=10Ω, Ccp=0.1μF, Cvcp=2.2μF	-	-	10	mA
8.4.1.2	Operating power supply current VCC	IVCC	nSLEEP=High	-	-	2.5	mA
8.4.1.3	Power supply current in Sleep mode VB	ISLEEP1	nSLEEP=Low, Ta=25°C	-	-	14	μA
8.4.1.4	Power supply current in Sleep mode VCC	ISLEEP2	nSLEEP=Low, Ta=25°C	-	-	14	μA
8.4.1.5	Transition time to sleep mode	tSLEEP	Refer to Fig. 12, Fig. 15	-	-	15	μs
8.4.1.6	Restoration time from sleep mode	tWAKE	From nSLEEP pin L to H to VCP=VB+2.25 V IVCP=-2mA, Rcp=10Ω, Ccp=0.1μF, Cvcp=2.2μF Refer to Fig. 12, Fig. 15	-	-	0.5	ms

Note: GLx: GL1, GL2 ; L: Low; H: High

GHx: GH1, GH2   GLx: GL1, GL2

1

####TB9103FTG

8.4.3. Control input/output

Spec No.	Characteristics	Symbol	Condition	Min	Typ.	Max	Unit
8.4.3.1	Low level input voltage nSLEEP,IN1,IN2,IN3,IN4	VIL		-	-	0.3×VCC	V
8.4.3.2	High level input voltage nSLEEP,IN1,IN2,IN3,IN4	VIH		0.7×VCC	-	-	V
8.4.3.3	Input voltage hysteresis nSLEEP,IN1,IN2,IN3,IN4	VIHYS		0.1	-	-	V
8.4.3.4	Low level input current nSLEEP,IN1,IN2,IN3,IN4	IIL	VCC=5.0V, VIN=0V	-5	-	5	μA
8.4.3.5	High level input current nSLEEP,IN1,IN2,IN3,IN4	IIH	VCC=5.0V, VIN=5.0V	25	50	100	μA
8.4.3.6	MODE pin setting voltage	MODE2set	Half-bridge mode	0.7×VCC	-	-	V
8.4.3.7		MODE1set	H-bridge mode	-	-	0.3×VCC	V
8.4.3.8	MODE pin setting current	IMODE2	MODE=0.7×VCC Refer to Table 4	1.5	8	20	μA
8.4.3.9		IMODE1	MODE=0.3×VCC Refer to Table 4	-20	-8	-1.5	μA
8.4.3.10	DIAG High-Z Output current	IDIAGOFF	DIAGx=VCC	-	-	10	μA
8.4.3.11	DIAG Low level Output voltage	VDIAGLO	IDIAGLO=1mA	-	-	0.5	V

Note: DIAGx: DIAG1, DIAG2　High-Z: High impedance

8.4.4. FET gate driver

Spec No.	Characteristics	Symbol	Condition	Min	Typ.	Max	Unit
8.4.4.1	Between high-side GSs Drive voltage	VGSHSSRC1	VB=7 to 18V SHx=VB, no load GHx-SHx	VCP-VB -0.2	-	VCP-VB	V
8.4.4.2		VGSHSSNK1	SHx=VB, no load GHx-SHx	-	-	0.5	V
8.4.4.3	Between low-side GSs Drive voltage	VGSLSSRC1	VB=9 to 18V SLx=GND, no load GLx-SLx	8.9	11	14	V
8.4.4.4		VGSLSSRC2	VB=7 to 9V SLx=GND, no load GLx-SLx	VB-0.1	-	VB	V
8.4.4.5		VGSLSSNK1	SLx=GND, no load GLx-SLx	-	-	0.5	V
8.4.4.6	Between high-side GSs Drive output resistance Source direction	Ronhssrc	SHx=VB, IGLOAD=-1mA GHx-SHx	250	500	1000	Ω
8.4.4.7	Between high-side GSs Drive output resistance Sink direction	Ronhssnk	SHx=VB, IGLOAD=1mA GHx-SHx	20	50	150	Ω
8.4.4.8	Between low-side GSs Drive output resistance Source direction	Ronlssrc	SLx=GND, IGLOAD=-1mA GLx-SLx	250	500	1000	Ω
8.4.4.9	Between low-side GSs Drive output resistance Sink direction	Ronlssnk	SLx=GND, IGLOAD=1mA GLx-SLx	20	50	150	Ω
8.4.4.10	High side Turn-ON time	tGHSrpd	SHx=VB, Rl=10Ω, Cl=10nF Refer to Fig. 19	1	8	20	µs
8.4.4.11	High side Turn-OFF time	tGHSfpd	SHx=VB, Rl=10Ω, Cl=10nF Refer to Fig. 19	0.1	0.8	5	µs
8.4.4.12	Low side Turn-ON time	tGLSrpd	SLx=GND, Rl=10Ω, Cl=10nF Refer to Fig. 19	1	8	20	µs
8.4.4.13	Low side Turn-OFF time	tGLSfpd	SLx=GND, Rl=10Ω, Cl=10nF Refer to Fig. 19	0.1	0.8	5	µs
8.4.4.14	Input propagation delay time	tGHSp1	SLx=GND, Rl=10Ω, Cl=10nF Refer to Fig. 12	0.1	0.5	2	µs
8.4.4.15	Input propagation delay time	tGLSp1	SLx=GND, Rl=10Ω, Cl=10nF Refer to Fig. 12	0.1	0.5	2	µs
8.4.4.16	Minimum dead time	tdead	SHx=VB, SLx=GND Rl=10Ω, Cl=10nF Refer to Fig. 19	0.5	1.5	6	µs

Spec No.	Characteristics	Symbol	Condition	Min	Typ.	Max	Unit
8.4.4.17	For dead time judgment VGS voltage	VGSDEAD	Refer to Fig. 19	0.6	1.5	1.8	V
8.4.4.18	High side Hold off resistance	RHSOFF	Shunt resistance between gate and source SHx=GND	75	150	300	kΩ
8.4.4.19	Low side Hold off resistance	RLSOFF	Shunt resistance between gate and source	75	150	300	kΩ

Note: GHx: GH1, GH2   GLx: GL1, GL2   SHx: SH1, SH2   SLx: SL1, SL2

8.4.5. State detection

Spec No.	Characteristics	Symbol	Condition	Min	Typ.	Max	Unit
8.4.5.1	VCC low voltage detection	VCCLOd	VCC drop detection	3.9	-	4.3	V
8.4.5.2		VCCLOr	VCC up release	4.0	-	4.5	V
8.4.5.3	VCC low voltage detection hysteresis	VCCLOHYS	VCCLOd < VCCLOr	0.1	-	-	V
8.4.5.4	VCC low voltage detection Filter time	tVCCLO	Refer to Fig. 3	3	4	12	μs
8.4.5.5	VCC low voltage detection Shutdown time	tVCCLOSHUT	no load VCC<VCCLOd to VGS=80% Refer to Fig. 3	3	10	25	μs
8.4.5.6	VB low voltage detection	VBLOd	VB drop detection	5.1	-	5.7	V
8.4.5.7		VBLOr	VB up release	5.2	-	6.0	V
8.4.5.8	VB low voltage detection hysteresis	VBLOHYS	VBLOd < VBLOr	0.1	-	-	V
8.4.5.9	VB low voltage detection Shutdown time	tVBLOSHUT	no load VB<VBLOd to VGS=80% Refer to Fig. 4	-	-	15	μs
8.4.5.10	VGS gate drive Fault detection mask time	tVGSF	Refer to Fig. 19	134	268	536	μs
8.4.5.11	VGS gate drive Fault detection shutdown time	tVGSSHUT	no load Fault state to VGS=80% Refer to Fig. 19	-	-	5	μs
8.4.5.12		VDS4dset	VDS detection function setting error	0.65×VCC	-	VCC	V
8.4.5.13		VDS3dset	VDS3d selection	0.47×VCC	-	0.61×VCC	V
8.4.5.14	VDS detection level setting	VDS2dset	VDS2d selection	0.29×VCC	-	0.43×VCC	V
8.4.5.15		VDS1dset	VDS1d selection	0.11×VCC	-	0.25×VCC	V
8.4.5.16		VDS0dset	VDS detection function disable	0	-	0.07×VCC	V
8.4.5.17	VDS pin input current	IVDS		-38	-28	0.1	μA
8.4.5.18	VDS detection level setting Shutdown time	tVDS4dSHUT	no load VDS pin=VDS4dset to VGS=80%	-	-	5	μs
8.4.5.19		VDS3d		0.76	0.9	1.04	V
8.4.5.20	VDS detection level	VDS2d		0.51	0.6	0.69	V
8.4.5.21		VDS1d		0.25	0.3	0.35	V
8.4.5.22	VDS detection mask time	tVDSF	Refer to Fig. 21	134	268	536	μs
8.4.5.23	VDS high voltage detection Shutdown time	tVDSSHUT	no load VDSxd<VDS to VGS=80% Refer to Fig. 21 x=1, 2, 3	3	10	25	μs
8.4.5.24	Overheat shutdown	TTSDd	Detection Note	155	175	195	°C
8.4.5.25	Detected temperature	TTSDr	Release Note	110	130	150	°C

Spec No.	Characteristics	Symbol	Condition	Min	Typ.	Max	Unit
8.4.5.26	Overheat detection Shutdown time	tTTSDSHUT	no load TTSDd<Tj to VGS=80% Refer to Fig. 23 Note	-	-	15	μs

Note: TSD standards are by design only and have not been subjected to shipment testing.
Overheat shutdown circuitry is intended to avoid abnormal condition temporarily.
This does not warrant preventing the IC from being damaged.

8.5. Measurement Circuit

tGHSrpd,tGHSfpd,TGLSrpd,TGLSfpd
tGHSp1, tGLSp1

Fig. 25   Measurement of gate drive section

Note: The above diagram is partially omitted and simplified in order to explain the functions and operations of the IC.

9. Application circuit example

The information shown below is used only as an implementation guide for this device and does not guarantee the functional operation or performance. It is necessary to fully evaluate the functionality at the time of actual use.

9.1. Application circuit example

Fig. 26   TB9103FTG H-bridge mode (Application circuit example)

Note1: The above figure is just an example of the application, and it is necessary to fully evaluate the functionality at the time of actual use.

Note2: The above diagram is partially omitted and simplified in order to explain the functions and operations of the IC.

Fig. 27   TB9103FTG Half-bridge mode (Application circuit example)

Note1: The above figure is just an example of the application, and it is necessary to fully evaluate the functionality at the time of actual use.

Note2: The above diagram is partially omitted and simplified in order to explain the functions and operations of the IC.

10. Package Information

Package dimensions

P-VQFN24-0404-0.50-003   "Unit:mm"

Before creating and producing designs and using, customers must also refer to and comply with the latest versions of all relevant TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION information and the instructions for the application that Product will be used with or for.

Weight: 0.04g(typ.)

11. IC Usage Considerations

11.1. Notes on Handling of ICs

(1) The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment.

(2) Use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over current and/or IC failure.

11.2. Points to Remember on Handling of ICs

(1) Over current Protection Circuit
Over current protection circuits (referred to as current limiter circuits) do not necessarily protect ICs under all circumstances. If the Over current protection circuits operate against the over current, clear the over current status immediately.

(2) Thermal Shutdown Circuit
Thermal shutdown circuits do not necessarily protect ICs under all circumstances. If the thermal shutdown circuits operate against the over temperature clears the heat generation status immediately.

RESTRICTIONS ON PRODUCT USE

Toshiba Electronic Devices & Storage Corporation

https://toshiba.semicon-storage.com/