

TB9084FTG

Application Note

1. INTRODUCTION

TB9084FTG is a gate-driver IC for brushless motors in vehicle application. It features the three-phase gate-driver. It also has a charge pump, a motor current detector circuit, an oscillator circuits and an SPI communication circuit. It has multiple error detection features. Trigger threshold, response action and other settings are modified via the SPI communication.

Contents

1. INTRODUCTION..... 1

Contents 2

2. Power Voltage..... 3

 2.1. Operating voltage ranges 3

 2.2. Startup sequence..... 3

3. Application circuit example..... 4

4. Power consumption..... 5

 4.1. Calculation of power consumption..... 6

 4.1.1. Power consumption of gate driver section 6

 4.1.2. Total IC Power Consumption 10

Notes on the contents of the description 11

RESTRICTIONS ON PRODUCT USE 13

2. Power Voltage

2.1. Operating voltage ranges

Table 2.1 Operating voltage ranges

Parameter	Applied pin	Symbol	Operating voltage range	Unit	Condition
Input voltage	VB	Vb	5.7 to 28	V	DC
	VCC	Vcc	3.0 to 5.5	V	DC

Note: This product assumes to be used with a 12 V battery.

Note: It is not recommended to use this product at $V_b < 4.8$ V all the time.

2.2. Startup sequence

Apply voltage to VB and VCC. (Apply voltage to VCC after applying voltage to VB.)

Slew rates of Vb and Vcc should be within the ranges below.

(Vb= less than $8\text{V}/\mu\text{s}$, Vcc= less than $0.3\text{V}/\mu\text{s}$)

After the low-voltage condition on VCC is undetected, the charge pump starts operation.

Once the charge pump completes its startup, NDIAG signal transitions to high, enabling control of the gate driver for motor operation.




Fig. 2.1 Startup sequence

3. Application circuit example




Fig. 3.1 Application circuit example

« Notes for users »

- Circuit constants shown here are for this application circuit example and not guaranteed. Determine peripheral circuits based on thorough evaluation and check under conditions assuming an operating environment on a board. Providing these application circuit examples does not grant a license for industrial property rights.
- Place smoothing capacitors externally connected to the power source terminals (VB, VCC, VCP) as close to the base of the IC as possible.
- Use solid GND (the same potential $\pm 0.3V$) on the board for GND terminal.
- In designing a unit, take into notes for each block into consideration as well.
- Do not connect this product incorrectly. It may break this IC and/or damage the equipment.

4. Power consumption

Fig 4.1 shows the graph of thermal resistance and allowable power dissipation (excerpted from the TB9084FTG datasheet).




Fig. 4.1 Allowable dissipation curve

Fig 4.2 shows a graph of thermal resistance and allowable power dissipation, comparing different numbers of thermal vias (4 and 8) on the PCB for this IC package.

Differences in the number of thermal vias result in variations in thermal resistance.

Therefore, it is important to optimize the PCB design to ensure sufficient allowable power dissipation.

For layout design of QFN packages, refer to our website's "Package Mounting Guide QFN".

https://toshiba.semicon-storage.com/info/MountManual_en_20160317.pdf?did=36457

In PCB layout design, factors such as the heat dissipation area, number of board layers, copper thickness, and the presence of heat-generating components on the same board can affect the allowable power dissipation.

Therefore, it is essential to validate the design under the intended operating conditions.




Fig. 4.2 Allowable power dissipation (Example Comparison by Number of Vias)

4.1. Calculation of power consumption

4.1.1. Power consumption of gate driver section

As a user-configurable factor that affects power consumption, this section explains the power consumption involved in charging and discharging the gate capacitance (C_g) of an external NMOS transistor during PWM operation.




Fig. 4.3 Power consumption chart of gate driver section

■General Formula for Power Consumption (Charging/Discharging) in Gate Driver Section

In the case of a 3-phase brushless motor (6 channels) operating at a PWM frequency of 20 kHz, the power consumption of one H*O channel is calculated based on one charge and one discharge cycle within each 50μs PWM period.

When using methods such as applying the differential equation of the RC circuit shown in Equation (1) to the circuit configuration, or integrating and time-averaging the sampled values of $v(t) * i(t)$ as shown in Equation (2) to calculate average power, or using simulation tools, the verification process becomes more constrained.

Differential Equation of an RC Circuit : $q(t)=CE(1-e^{-t/RC})$ (1)

Average Power Calculation Formula : $P=\frac{1}{T} \int_0^t v(t) * i(t) dt$ (2)

High-side gate driver (1 channel) : $P(H*O) = \frac{1}{50\mu s} * \int_0^{50\mu s} v(t) * i(t) dt$

Low-side gate driver (1 channel) : $P(L*O) = \frac{1}{50\mu s} * \int_0^{50\mu s} v(t) * i(t) dt$

P (Charging and Discharging for 6 Channels) = $P(H*O) * 3 + P(L*O) * 3$

■Calculation conditions for gate driver power dissipation

The table below summarizes the conditions used to calculate power consumption.
The yellow-highlighted cells indicate parameters that can be freely modified by the user and have a direct impact on power consumption.
Other parameters are less sensitive and can be treated as provisional fixed values.
Assuming an external resistor R_s of 10 Ω or higher, the total power consumption of the IC can be reasonably estimated.

Power Consumption Calculation

input

<Calculation Conditions>

VB (V)	VCP (V)	VCC (V)	Ta (°C)	HS (V)
12	24.0	5	25	12

●Calculation of Average Output Current of Gate Driver

GateDriver PWM frequency (kHz)	PWM Duty (%)	Hi-sideGate RDS(on) (Ω)	L-sideGate RDS(on) (Ω)	Hi-sideGate resistance Rs= (Ω)	L-sideGate resistance Rs= (Ω)	C-gate (nF)	Hi-sideGate saturation voltage Voh1(V)	L-sideGate saturation voltage Voh2(V)	Resistance between H*O and H*S (kΩ)	Resistance between L*O and LS (kΩ)
20.0	20.0	8.8	3.0	22.0	22.0	6.1	9.46	9.91	50.0	50.0
				10Ω<Rs	10Ω<Rs					




Fig. 4.4 Power consumption diagram of gate driver section

■ Gate Capacitance Charge and Discharge Component

When the external resistor R_s inserted between H*O and C_{gate} is 10Ω or more, the following approximation generally holds.

With V_B fixed at 12V and V_{CC} at 5V, the following calculation can be performed.

$$I_L(H) = V_{oh1} \cdot C_{gate} \cdot PWM = 9.46V \cdot 6.1nF \cdot 20kHz = 1.15mA$$

$$P(H) = 24 \cdot 1.15m \cdot (8.8+3) / (8.8+22+22+3) = 5.83[mW]$$

Similarly, for L*O, the value can be derived in the same manner.

$$I_L(L) = V_{oh2} \cdot C_{gate} \cdot PWM = 9.91V \cdot 6.1nF \cdot 20kHz = 1.21mA$$

$$P(L) = 24 \cdot 1.21m \cdot (8.8+3) / (8.8+22+22+3) = 6.12[mW]$$

The total for the 6-channel gate driver

$$P = P(H) \cdot 3 + P(L) \cdot 3 = 36[mW] \quad \text{is calculated to be approximately.}$$

Fig 4.5 illustrates the relationship between the value of the external resistor R_s and the power consumption of the IC gate driver section. It can be observed that when the value of R_s is small, the power consumption of the IC gate driver increases proportionally with the increase in the external NMOS gate capacitance (C_g).




Fig. 4.5 Power Consumption Image of Gate Driver Section

■ Power Consumption of External Resistor Rs

When the external resistor Rs inserted between H*O and Cgate is 10Ω or more, the following approximation generally holds.

$$I_L = V_{oh1} \cdot C_{gate} \cdot PWM = 9.91V \cdot 6.1nF \cdot 20kHz = 1.21mA$$

The external resistor Rs conducts current twice during one PWM cycle—once during charging and once during discharging.

$$P(R_s) = 24 \cdot 1.22m \cdot (22 + 22) / (8.8 + 22 + 22 + 3) = 23[mW] \rightarrow \text{The power loss for Rs is estimated to be approximately 23mW per chip.}$$

Figure 4.6 shows the relationship between the value of the external resistor Rs and power consumption. It can be seen that as the value of Rs increases—proportional to the increase in the external NMOS gate capacitance (Cg)—the power consumption of Rs also tends to increase.




Fig. 4.6 Power Consumption Image of External Resistor Rs

There is a trade-off relationship between IC power consumption and Rs power consumption depending on the value of the external resistor Rs.

In addition, component selection must take into account factors such as temperature derating and EMI.

4.1.2. Total IC Power Consumption

Fig 4.7 shows a reference for IC power consumption under the conditions of $V_B = 12\text{ V}$, $V_{CC} = 5\text{ V}$, and $\text{PWM} = 20\text{ kHz}$.

The power consumption of the charge pump (CP) circuit varies depending on the gate capacitance (C_g) of the external NMOS transistor in the subsequent stage.

The power consumption of the gate driver section depends on both the external resistor R_s and the gate capacitance C_g of the external NMOS.

For the CP circuit section, component selection should be based on a thorough evaluation of the DC bias and temperature characteristics of the flying capacitors (e.g., $0.1\text{ }\mu\text{F} \times 2$) and the smoothing capacitor connected to V_B (e.g., $1\text{ }\mu\text{F}$). Even if the constants are not changed, we kindly ask that you conduct a thorough evaluation in your environment.




Fig. 4.7 Approximate IC Power Consumption Value

In the graph of allowable loss shown in Figure 4.1, it can be confirmed through calculation that if the value remains within 774 mW, then even after adding the ΔT_j margin to $T_a = 150\text{ }^\circ\text{C}$, the operating junction temperature T_j will not exceed $175\text{ }^\circ\text{C}$.

Notes on the contents of the description

1. **Block diagram**

Functional blocks/circuits/constants in the block diagram may be partially omitted or simplified to explain their functions.

2. **Equivalent circuit**

Equivalent circuits may be partially omitted or simplified to explain the circuit.

Rev.	Editing content	Date
1.0	New	2025-09-01

RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- **PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE").** Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. **IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT.** For details, please contact your TOSHIBA sales representative or contact us via our website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- **ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.**
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. **TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.**

Toshiba Electronic Devices & Storage Corporation

<https://toshiba.semicon-storage.com/>