32-bit RISC Microcontroller
Reference Manual

Flash Memory
(256KB)
(FLASH256F-A)

Revision 1.0

2026-02

Toshiba Electronic Devices & Storage Corporation

Contents

List of Figures

List of Tables

Preface

Related Documents

Document name
Clock Control and Operation Mode
Exception
Input/Output Ports
Product Information
Asynchronous Serial Communication Circuit
Security Function
Secure Access Memory

Conventions

- Numeric formats follow the rules as shown below:
  Hexadecimal: 0xABC
  Decimal: 123 or 0d123 - Only when it needs to be explicitly shown that they are decimal numbers.
  Binary: 0b111 - It is possible to omit the "0b" when the number of bits can be distinctly understood from a sentence.
- "_N" is added to the end of signal names to indicate low active signals.
- It is called "assert" that a signal moves to its active level, "deassert" to its inactive level.
- When two or more signal names are referred, they are described like as [m:n].
  Example: S[3:0] shows four signal names S3, S2, S1 and S0 together.
- The characters surrounded by ***[ ]*** defines the register.
  Example: ***[ABCD]***
- "n" substitutes suffix number of two or more same kind of registers, fields, and bit names.
  Example: ***[XYZ1]***, ***[XYZ2]***, ***[XYZ3]*** → ***[XYZn]***
- "x" substitutes suffix number or character of units and channels in the register list.
- In case of unit, "x" means A, B, and C, ...
  Example: ***[ADACR0]***, ***[ADBCR0]***, ***[ADCCR0]*** → ***[ADxCR0]***
- In case of channel, "x" means 0, 1, and 2, ...
  Example: ***[T32A0RUNA]***, ***[T32A1RUNA]***, ***[T32A2RUNA]*** → ***[T32AxRUNA]***
- The bit range of a register is written like as [m: n].
  Example: Bit[3: 0] expresses the range of bit 3 to 0.
- The configuration value of a register is expressed by either the hexadecimal number or the binary number.
  Example: ***[ABCD]***<EFG> = 0x01 (hexadecimal), ***[XYZn]***<VW> = 1 (binary)
- Word and byte represent the following bit length.
  Byte: 8 bits
  Half word: 16 bits
  Word: 32 bits
  Double word: 64 bits
- Properties of each bit in a register are expressed as follows:
  R: Read only
  W: Write only
  R/W: Read and write are possible.
- Unless otherwise specified, register access supports only word access.
- The register defined as "Reserved" must not be rewritten. Moreover, do not use the read value.
- The value read from the bit having default value of "-" is unknown.
- When a register containing both of writable bits and read-only bits is written, read-only bits should be written with their default value, In the cases that default is "-", follow the definition of each register.
- Reserved bits of the write-only register should be written with their default value. In the cases that default is "-", follow the definition of each register.
- Do not use read-modified-write processing to the register of a definition which is different by writing and read out.

All other company names, product names, and service names mentioned herein may be trademarks of their respective companies.

Terms and Abbreviation

Some of abbreviations used in this document are as follows:

ACK	Acknowledgement
Adr	Address
KB	Kilo Bytes
POR	Power-on Reset
PORF	Power-on Reset for Flash and Debug
SAM	Secure Access Memory
UART	Asynchronous Serial Communication Circuit

1. Outlines

The outlines of Flash memory is shown in Table 1.1.

The Flash commands include the commands for the security functions. For the security functions, refer to the Reference Manual "Security Function".

Table 1.1 Outlines of Configuration and Function

Function	Function of Flash memory	Description
Flash memory	Configuration	Area: 128K bytes Block: 8K bytes Page: 128 bytes
	Writing	1-page units
	Erasing	Whole Flash memory 1-area units 1-block units
	Flash Protect	The Flash memory writing and erasing can be disabled in 1-block units.
	Dual operation	The one area of Flash memory can be written and erased while the other area is being reading an instruction and data.
	Read buffer	The access to an instruction in the Flash memory is possible at the fastest 1 clock.
	Flash command	Data writing and erasing Flash Protect setting and releasing Security function setting and releasing

2. Configuration

2.1. Block Diagram

The block diagram of a Flash memory and a signal list are shown.



Figure 2.1 Block Diagram of Flash Memory

Table 2.1 Signal List

No.	symbol	Signal name	I/O	Related Reference Manual
1	f_{IHOSC1}	Clock for generation timing of writing and erasing	Input	Clock Control and Operation Mode
2	INTFLCRDY	FLASH ready interrupt	Output	Exception

2.2. Configuration of Flash Memory

There are "Area", "Block", and "Page" as a unit of the configuration of the Flash memory, and the respective sizes are as follows.

- Area: 128 K bytes
- Block: 8K bytes
- Page: 128 bytes

Erasing is executed in 1-chip units, 1-area units, or whole Flash memory.
Writing is executed in 1-page units.
The Flash Protect is set in 1-block units.
Regarding of usable addresses for each product, refer to the Reference Manual "Product Information".

Table 2.2 Configuration of Flash Memory

Area	Block	Page	Address for instruction execution	Address for command sequence
0	0	0 to 63	0x00000000 to 0x00001FFF	0x5E000000 to 0x5E001FFF
	1	64 to 127	0x00002000 to 0x00003FFF	0x5E002000 to 0x5E003FFF
	2	128 to 191	0x00004000 to 0x00005FFF	0x5E004000 to 0x5E005FFF
	3	192 to 255	0x00006000 to 0x00007FFF	0x5E006000 to 0x5E007FFF
	4	256 to 319	0x00008000 to 0x00009FFF	0x5E008000 to 0x5E009FFF
	5	320 to 383	0x0000A000 to 0x0000BFFF	0x5E00A000 to 0x5E00BFFF
	6	384 to 447	0x0000C000 to 0x0000DFFF	0x5E00C000 to 0x5E00DFFF
	7	448 to 511	0x0000E000 to 0x0000FFFF	0x5E00E000 to 0x5E00FFFF
	8	512 to 575	0x00010000 to 0x00011FFF	0x5E010000 to 0x5E011FFF
	9	576 to 639	0x00012000 to 0x00013FFF	0x5E012000 to 0x5E013FFF
	10	640 to 703	0x00014000 to 0x00015FFF	0x5E014000 to 0x5E015FFF
	11	704 to 767	0x00016000 to 0x00017FFF	0x5E016000 to 0x5E017FFF
	12	768 to 831	0x00018000 to 0x00019FFF	0x5E018000 to 0x5E019FFF
	13	832 to 895	0x0001A000 to 0x0001BFFF	0x5E01A000 to 0x5E01BFFF
	14	896 to 959	0x0001C000 to 0x0001DFFF	0x5E01C000 to 0x5E01DFFF
	15	960 to 1023	0x0001E000 to 0x0001FFFF	0x5E01E000 to 0x5E01FFFF
1	16	1024 to 1087	0x00020000 to 0x00021FFF	0x5E020000 to 0x5E021FFF
	17	1088 to 1151	0x00022000 to 0x00023FFF	0x5E022000 to 0x5E023FFF
	18	1152 to 1215	0x00024000 to 0x00025FFF	0x5E024000 to 0x5E025FFF
	19	1216 to 1279	0x00026000 to 0x00027FFF	0x5E026000 to 0x5E027FFF
	20	1280 to 1343	0x00028000 to 0x00029FFF	0x5E028000 to 0x5E029FFF
	21	1344 to 1407	0x0002A000 to 0x0002BFFF	0x5E02A000 to 0x5E02BFFF
	22	1408 to 1471	0x0002C000 to 0x0002DFFF	0x5E02C000 to 0x5E02DFFF
	23	1472 to 1535	0x0002E000 to 0x0002FFFF	0x5E02E000 to 0x5E02FFFF
	24	1536 to 1599	0x00030000 to 0x00031FFF	0x5E030000 to 0x5E031FFF
	25	1600 to 1663	0x00032000 to 0x00033FFF	0x5E032000 to 0x5E033FFF
	26	1664 to 1727	0x00034000 to 0x00035FFF	0x5E034000 to 0x5E035FFF
	27	1728 to 1791	0x00036000 to 0x00037FFF	0x5E036000 to 0x5E037FFF
	28	1792 to 1855	0x00038000 to 0x00039FFF	0x5E038000 to 0x5E039FFF
	29	1856 to 1919	0x0003A000 to 0x0003BFFF	0x5E03A000 to 0x5E03BFFF
	30	1920 to 1983	0x0003C000 to 0x0003DFFF	0x5E03C000 to 0x5E03DFFF
	31	1984 to 2047	0x0003E000 to 0x0003FFFF	0x5E03E000 to 0x5E03FFFF

3. Function and Operation Descriptions

The Flash memory is generally compliant with the JEDEC standards except for some specific functions.

Table 3.1 JEDEC Compliant Functions

JEDEC compliant functions	Modified, added, or deleted functions
• Automatic Programming • Automatic Chip Erasing • Automatic Block Erasing	<Addition> Automatic Area Erasing, Automatic CPRO Programming, Automatic TCON Programming, Automatic CPROTCON Releasing, Automatic SAMNRFP Programming and Releasing <Modified> Automatic FPRO Programming and Releasing (only software protect is supported.) <Deleted> Erasing resume and suspend function

Precautions

(1) Make sure to set ***[CGOSCCR]***<IHOSC1EN> to "1" to oscillate the internal high-speed oscillator 1 (IHOSC1) before executing the Flash command.
The clock from IHOSC1 is used to generate a timing clock for writing and erasing of Flash memory.

(2) Set up with procedure of oscillation start of internal high-speed oscillator 1 (IHOSC1). And operate Flash memory after oscillation is stabilized.
Refer to the Reference Manual "Clock Control and Operation Mode" about the internal high-speed oscillator 1 (IHOSC1) and warming up.

(3) Do not power off while the Flash memory is under writing or erasing (while ***[FCSR0]***<RDYBSY> is "0").

(4) Do not enter STOP1 and STOP2 mode while the Flash memory is under writing or erasing (while ***[FCSR0]***<RDYBSY> is "0").

(5) Do not generate reset exception while the Flash memory is under writing or erasing (while ***[FCSR0]***<RDYBSY> is "0").

3.1. Command Sequence of Flash Memory

3.1.1. List of Command Sequence of Flash Memory

Table 3.2 and Table 3.3 show address and data for each bus cycle in the command sequence of Flash memory. Table 3.2 also shows ones for the security functions. For the security functions, refer to the Reference Manual "Security Function".

For the address which is used in each bus cycle in the command sequence, refer to "Table 3.4 ".
Table 3.2 and Table 3.3 show the only lower 8 bits data.

Except the 4th and 5th bus cycle of ID-Read command sequence, all cycles are "bus write cycles". A bus write cycle must be executed by a 32-bit (1 word) data transfer instruction.

Table 3.2 Command Sequence (1)

Sequence / Command	1st bus cycle	2nd bus cycle	3rd bus cycle	4th bus cycle	5th bus cycle	6th bus cycle	…	35th bus cycle
	Address	Address	Address	Address	Address	Address	…	Address
	Data	Data	Data	Data	Data	Data	…	Data
Read/Reset	0xYYYYXXXX	-	-	-	-	-	-	-
	0xF0	-	-	-	-	-	-	-
ID-Read	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	IA	0xYYYYXXXX	-	-	-
	0xAA	0x55	0x90	Undefined	ID	-	-	-
Automatic Programming	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	PA	PA	PA	…	PA
	0xAA	0x55	0xA0	PD0	PD1	PD2	…	PD31
Automatic Block Erasing	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	0xYYYYX55X	0xYYYYXAAX	BA	-	-
	0xAA	0x55	0x80	0xAA	0x55	0x30	-	-
Automatic Area Erasing	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	0xYYYYX55X	0xYYYYXAAX	AA	-	-
	0xAA	0x55	0x80	0xAA	0x55	0x20	-	-
Automatic Chip Erasing	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	-	-
	0xAA	0x55	0x80	0xAA	0x55	0x10	-	-
Automatic FPRO Programming	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	FPA	-	-	-	-
	0xAA	0x55	0x9A	0x9A	-	-	-	-
Automatic FPRO Releasing	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	0xYYYYX55X	0xYYYYXAAX	FPA	-	-
	0xAA	0x55	0x80	0xAA	0x55	0x60	-	-

Supplementary explanation:

- IA: ID address
- ID: ID data
- BA: Block address
- AA: Area address
- PA: Program address
- PDn: Program data (32-bit data)
- FPA: FPRO address

Table 3.3 Command Sequence (2)

Sequence / Command	1st bus cycle	2nd bus cycle	3rd bus cycle	4th bus cycle	5th bus cycle	6th bus cycle	…	10th bus cycle
	Address	Address	Address	Address	Address	Address	…	Address
	Data	Data	Data	Data	Data	Data	…	Data
Automatic CPRO Programming	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	CTA	-	-	-	-
	0xAA	0x55	0x9A	0x9A	-	-	-	-
Automatic TCON Programming	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	CTA	-	-	-	-
	0xAA	0x55	0x9C	0x9C	-	-	-	-
Automatic CPROTCON Releasing	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	0xYYYYX55X	0xYYYYXAAX	CTA	-	-
	0xAA	0x55	0x80	0xAA	0x55	0x60	-	-
Automatic SAMNRFP Programming	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	SNA	SNA	SNA	…	SNA
	0xAA	0x55	0x9B	SND0	SND1	SND2	…	SND6
Automatic SAMNRFP Releasing	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	0xYYYYX55X	0xYYYYXAAX	SNA	-	-
	0xAA	0x55	0x80	0xAA	0x55	0x60	-	-

Supplementary explanation:

- CTA: CPROTCON address
- SNA: SAMNRFP address
- SNDn: SAMNRFP data

3.1.2. Address Bit Configuration of Command Sequence

Refer to Table 3.4 with "Table 3.2 Command Sequence (1)" and "Table 3.3 Command Sequence (2)".

Set the normal command's address as the address of the command or bus write cycle not specified in Table 3.4.
The Command part (Adr[11:0]) in that address is set bit 11 to 4 of address in Table 3.2 and Table 3.3.
For other command sequence and bus write cycle, the address specified in Table 3.4 is set.

Table 3.4 Address Bit Configuration of Command Sequence

[Normal command]

Address	Adr [31:24]	Adr [23:18]	Adr [17]	Adr [16:12]	Adr [11:4]	Adr [3:0]
Normal command	Address setting of bus write cycle of normal command					
	0x5E	"0" Fixed	Area Area 0: 0 Area 1: 1	"0" Recommended	Command	"0" Recommended

[Read/Reset, ID-Read]

Address	Adr [31:24]	Adr [23:18]	Adr [17:14]	Adr [13:12]	Adr [11:0]
Read/Reset	Address setting of 1st bus write cycle of Read/Reset				
	0x5E	"0" Fixed	"0" Recommended		
ID-Read	IA: ID address (address setting of the 4th bus read cycle of ID-Read)				
	0x5E	"0" Fixed	"0" Fixed	ID address	"0" Recommended

[Automatic Programming]

Address	Adr [31:24]	Adr [23:18]	Adr [17]	Adr [16:6]	Adr [5:0]
Automatic Program	PA: Program address (address setting of the 4th to 35th bus write cycle of the Automatic Programming)				
	0x5E	"0" Fixed	Area Area 0: 0 Area 1: 1	Program address	"0" Recommended

[Automatic Block Erasing]

Address	Adr [31:24]	Adr [23:18]	Adr [17]	Adr [16:13]	Adr [12:0]
Automatic Block Erasing	BA: Block address (address setting of the 6th bus write cycle of Automatic Block Erasing)				
	0x5E	"0" Fixed	Area Area 0: 0 Area 1: 1	Block address	"0" Recommended

[Automatic Area Erasing]

Address	Adr [31:24]	Adr [23:18]	Adr [17]	Adr [16:0]
Automatic Area Erasing	AA: Area address (address setting of the 6th bus write cycle of Automatic Area Erasing)			
	0x5E	"0" Fixed	Area Area 0: 0 Area 1: 1	"0" Recommended

[Automatic Chip Erasing]

Address	Adr [31:24]	Adr [23:18]	Adr [17:12]	Adr [11:4]	Adr [3:0]
Automatic Chip Erasing	Address setting of 1st to 6th bus write cycle of Automatic Chip Erasing				
	0x5E	"0" Fixed	"0" Recommended	Command	"0" Recommended

[Automatic FPRO Programming/Releasing]

Address	Adr [31:24]	Adr [23:18]	Adr [17]	Adr [16:12]	Adr [11:9]	Adr [8:4]	Adr [3:0]
Automatic FPRO Programming	FPA: FPRO address (address setting of the 4th bus write cycle of Automatic FPRO Programming)						
	0x5E	"0" Fixed	"0" Fixed	"00010" Fixed	"0" Fixed	FPRO address	"0" Recommended
Automatic FPRO Releasing	FPA: FPRO address (address setting of the 6th bus write cycle of Automatic FPRO Releasing)						
	0x5E	"0" Fixed	"0" Fixed	"00010" Fixed	"0" Recommended		

[Automatic CPRO Programming/Automatic TCON Programming/Automatic CPROTCON Releasing]

Address	Adr [31:24]	Adr [23:18]	Adr [17]	Adr [16:12]	Adr [11:0]
Automatic CPRO Programming, Automatic TCON Programming	CTA: CPROTCON address (address of the 4th bus write cycle of Automatic CPRO Programming and Automatic TCON Programming)				
	0x5E	"0" Fixed	"0" Fixed	"00001" Fixed	"0" Recommended
Automatic CPROTCON Releasing	CTA: CPROTCON address (address of the 6th bus write cycle of Automatic CPROTCON Releasing)				
	0x5E	"0" Fixed	"0" Fixed	"00001" Fixed	"0" Recommended

[Automatic SAMNRFP Programming/Releasing]

Address	Adr [31:24]	Adr [23:18]	Adr [17]	Adr [16:12]	Adr [11:0]
Automatic SAMNRFP Programming	SNA: SAMNRFP address (address of the 4th to 10th bus write cycle of Automatic SAMNRFP Programming)				
	0x5E	"0" Fixed	"0" Fixed	"00000" Fixed	"0" Recommended
Automatic SAMNRFP Releasing	SNA: SAMNRFP address (address of the 6th bus write cycle of Automatic SAMNRFP Releasing)				
	0x5E	"0" Fixed	"0" Fixed	"00000" Fixed	"0" Recommended

3.1.3. Specification of Area Address (AA) and Block Address (BA)

An arbitrary address which is contained in the erased area and block should be specified in the 6th bus write cycle of the Automatic Area Erasing command and the Automatic Block Erasing command.

Table 3.5 shows area addresses (AA) and block addresses (BA).

Table 3.5 Area Address (AA) and Block Address (BA)

Area	Block	Page	AA/BA					Example of AA[31:0] and BA[31:0]
			[17]	[16]	[15]	[14]	[13]	
0	0	0 to 63	0	0	0	0	0	0x5E000000 to 0x5E001FFF
	1	64 to 127	0	0	0	0	1	0x5E002000 to 0x5E003FFF
	2	128 to 191	0	0	0	1	0	0x5E004000 to 0x5E005FFF
	:				:			:
	13	832 to 895	0	0	1	0	1	0x5E01A000 to 0x5E01BFFF
	14	896 to 959	0	0	1	1	0	0x5E01C000 to 0x5E01DFFF
	15	960 to 1023	0	0	1	1	1	0x5E01E000 to 0x5E01FFFF
1	16	1024 to1087	1	0	0	0	0	0x5E020000 to 0x5E021FFF
	17	1088 to 1151	1	0	0	0	1	0x5E022000 to 0x5E023FFF
	18	1152 to 1215	1	0	0	1	0	0x5E024000 to 0x5E025FFF
	:				:			:
	29	1856 to 1919	1	0	1	0	1	0x5E03A000 to 0x5E03BFFF
	30	1920 to 1983	1	0	1	1	0	0x5E03C000 to 0x5E03DFFF
	31	1984 to 2047	1	0	1	1	1	0x5E03E000 to 0x5E03FFFF

3.1.4. Specification of FPRO Address (FPA)

3.1.4.1. Automatic FPRO Programming

The FPRO address (FPA) specifies the block to set Flash Protect in the 4th bus write cycle of the Automatic FPRO Programming command.

Table 3.6 shows the block and corresponding FPRO address (FPA).

Table 3.6 FPRO Address (FPA)

Area	Block	Page	Register		FPA					Example of FPA[31:0]
					[8]	[7]	[6]	[5]	[4]	
0	0	0 to 63	*[FCFPROSR0]*	<FPROSTA0>	0	0	0	0	0	0x5E002000
	1	64 to 127		<FPROSTA1>	0	0	0	0	1	0x5E002010
	2	128 to 191		<FPROSTA2>	0	0	0	1	0	0x5E002020
	:	:		:			:			:
	13	832 to 895		<FPROSTA13>	0	1	1	0	1	0x5E0020D0
	14	896 to 959		<FPROSTA14>	0	1	1	1	0	0x5E0020E0
	15	960 to 1023		<FPROSTA15>	0	1	1	1	1	0x5E0020F0
1	16	1024 to1087		<FPROSTA16>	1	0	0	0	0	0x5E002100
	17	1088 to 1151		<FPROSTA17>	1	0	0	0	1	0x5E002110
	18	1152 to 1215		<FPROSTA18>	1	0	0	1	0	0x5E002120
	:	:		:			:			:
	29	1856 to 1919		<FPROSTA29>	1	1	1	0	1	0x5E0021D0
	30	1920 to 1983		<FPROSTA30>	1	1	1	1	0	0x5E0021E0
	31	1984 to 2047		<FPROSTA31>	1	1	1	1	1	0x5E0021F0

3.1.4.2. Automatic FPRO Releasing

The FPRO address (FPA) specifies the block to release Flash Protect in the 6th bus write cycle of the Automatic FPRO Releasing command. The Flash Protect setting of all blocks are released regardless of the set FPRO address (FPA).

Table 3.7 shows the block and corresponding FPRO address (FPA).

Table 3.7 FPRO Address (FPA)

Area	Block	Page	Register		FPA					Example of FPA[31:0]
					[8]	[7]	[6]	[5]	[4]	
0 and 1	0 to 31	0 to2047	*[FCFPROSR0]*	<FPROSTA0> to <FPROSTA31>	0	0	0	0	0	0x5E002000

3.1.5. Specification CPROTCON Address (CTA)

The CPROTCON address (CTA) specifies the Chip Protect and TOSHIBA Test Mode Control setting in the 4th bus write cycle of the Automatic CPRO Programming command and Automatic TCON Programming command.

The CPROTCON address (CTA) specifies the Chip Protect and TOSHIBA Test Mode Control releasing in the 6th bus write cycle of the Automatic CPROTCON Releasing command.

Table 3.8 shows the CPROTCON address (CTA).

Table 3.8 CPROTCON Address (CTA)

Example of CTA[31:0]
0x5E001000

3.1.6. Specification ID Address (IA) of ID-Read

Table 3.9 shows the ID address and ID data.

The ID address depends on ID data to read.

Table 3.9 ID Address(IA) and ID Data

Code	ID[15:0]	IA		Example of IA[31:0]
		[13]	[12]	
Manufacturer code	0x0098	0	0	0x5E000000
Device code	0x005A	0	1	0x5E001000
-	Reserved	1	0	Reserved
Macro code	(Note)	1	1	0x5E003000

Note: The ID data is depend on a product and memory size. For the details, refer to the Reference Manual "Product Information".

3.1.7. Specification SAMNRFP Data (SNDn)

Table 3.10 shows the data configuration in the 4th to 10th bus write cycle of the Automatic SAMNRFP Programming command.

The SND0 to SND3 are the User Code. The arbitrary values are set to them.

The SND4 to SND6 are setting data for the Secure Access Memory and Non-releasable Flash Protect. They must have same value.

Table 3.10 Data Configuration in Automatic SAMNRFP Programming Command

SND	[31]	[30]	[29:20]	[19:10]	[9]	[8]	[7]	[6:2]	[1]	[0]
SND0	User Code 0									
SND1	User Code 1									
SND2	User Code 2									
SND3	User Code 3									
SND4	"0" Fixed	LOCK	"0x000" Fixed	CBPEND [9:0]	"0" Fixed	SAM PROTECT	"0" Fixed	NRFP SET[4:0]	"0" Fixed	NRFP STA
SND5										
SND6										

NRFPSTA Non-releasable Flash Protect setting
0: Invalid
1: Valid

NRFPSET[4:0] Non-releasable Flash Protect area setting
00000: Block 0
00001: Block 0 and 1
00010: Block 0 to 2
00011: Block 0 to 3
:
11111: Block 0 to 31

SAMPROTECT Secure Access Memory setting
0: Invalid
1: Valid

CBPEND[9:0] Upper 10 bits of end address of Boot state area in the Secure Access Memory

LOCK Lock Setting
0: Invalid
1: Valid

3.2. Flowchart

3.2.1. Automatic Programming



Figure 3.1 Flowchart of Automatic Programming (1)



Figure 3.2 Flowchart of Automatic Programming (2)

3.2.2. Automatic Erasing



Figure 3.3 Flowchart of Automatic Erasing (1)

Note1: When the Automatic Chip Erasing command sequence is executed, select all areas of Flash memory.
Note2: Execute blank check operation to confirm that data were erased after the Automatic Erasing.



Figure 3.4 Flowchart of Automatic Erasing (2)

3.2.3. Flash Protect



Figure 3.5 Flowchart of Flash Protect (1)



Figure 3.6 Flowchart of Flash Protect (2)

3.2.4. Chip Protect and TOSHIBA Test Mode Control



Figure 3.7 Flowchart of Chip Protect and TOSHIBA Test Mode Control (1)



Figure 3.8 Flowchart of Chip Protect and TOSHIBA Test Mode Control (2)

3.2.5. Secure Access Memory and Non-releasable Flash Protect



Figure 3.9 Flowchart of Secure Access Memory and Non-releasable Flash Protect (1)



Figure 3.10 Flowchart of Secure Access Memory and Non-releasable Flash Protect (2)

4. Details of Flash Memory

The Flash memory is written and erased by executing the command sequences (hereafter command) in the program. Setting and releasing of the security function is also executed by them.

The program that executes the commands must be prepared by users in advance.

4.1. Functions

The Flash memory functions are shown in Table 4.1 and Table 4.2.

The Flash memory writing and erasing operations are generally compliant with the JEDEC standards commands except for some specific functions; however, address assignment of an command is different from standard commands.

When writing and erasing operation are executed, the command must be input to the Flash memory with one word (32-bit) store instruction. After the command input is completed, writing and erasing operation are automatically executed in the Flash memory.

Table 4.1 Flash Memory Function (1)

Main functions	Description
Automatic Programming	Program data in 1-page units automatically.
Automatic Chip Erasing	Erase data of the entire Flash memory automatically.
Automatic Area Erasing	Erase data of the Flash memory in 1-area units automatically.
Automatic Block Erasing	Erase data of the Flash memory in 1-block units automatically.
Automatic FPRO Programming	Set the Flash Protect in 1-block units.
Automatic FPRO Releasing	Release the Flash Protect of all blocks.

Table 4.2 Flash Memory Function (2)

Main functions	Description
Automatic CPRO Programming	Chip Protect bit is set to "1".
Automatic TCON Programming	Make TOSHIBA Test Mode Control valid.
Automatic CPROTCON Releasing	Chip Protect bit is set to "0" and TOSHIBA Test Mode Control is released.
Automatic SAMNRFP Programming	The User Codes, Secure Access Memory, and Non-releasable Flash Protect are set.
Automatic SAMNRFP Releasing	The User Codes are Erased. Secure Access Memory and Non-releasable Flash Protect are released.

4.1.1. Operation Mode of Flash Memory

The Flash memory has three main operation modes:

- Mode for reading the memory data (Read Mode)
- Mode for input command sequence for writing and erasing the memory data (Command Sequence Input Mode)
- Mode for writing and erasing the memory data automatically (Automatic Operation Mode)

After power on, releasing reset, or releasing area selection after the automatic operation is completed with no problem, the Flash memory transits to the Read Mode. The instructions and data stored in the Flash memory are executed in the Read Mode.

The Flash memory transits to the Command Sequence Input Mode after setting area selection. After the command except ID-Read command inputting is completed, the Flash memory transits to the Automatic Operation Mode. After the automatic operation is completed with no problem, the Flash memory returns to the Command Sequence Input Mode. In the Automatic Operation Mode, the instructions and data stored in the Flash memory cannot be read.

4.1.2. How to Execute Command

The command is executed by writing the command sequence to the Flash area (Mirror) with the store instruction after setting area selection. The Flash memory executes each command depending on the combination of input address and data automatically. For details of the command execution, refer to "4.1.4. Command Description".

Executing a store instruction to the Flash memory is called "bus write cycle". Each command is configured by some bus write cycles. The Flash memory executes each command after the address and data for each bus write cycle are input in the proper order. Otherwise, the Flash memory doesn't execute the command, and returns to the Read Mode.

When an inputting command is canceled (Note), or the incorrect command sequence (undefined command) is input, the Read/Reset command must be executed so that the Flash memory returns the Command Sequence Input Mode. Then, the Flash memory returns to the Read Mode by releasing area selection.

Note: If an inputting command is canceled, the Read/Reset command must be executed until the 3rd write bus cycle for the Automatic Programming command and Automatic SAMNRFP Programming command. It must be executed until the last bus write cycle for other commands.

After an inputting command sequence is completed, the Flash memory starts to execute the automatic operation of the input command and ***[FCSR0]***<RDYBSY> is set to "0". After the automatic operation is completed with no problem, ***[FCSR0]***<RDYBSY> is set to "1".

New another command sequence is not accepted in the Automatic Operation Mode.
Following cautions should be exercised when executing the command.

(1) Do not perform the operation below during the automatic operation:

- Turn off the power supply.
- Generate all exceptions (Recommend)

(2) In order to recognize the command by the command sequencer, the Flash memory must be in the Read Mode before inputting the command. Thus, confirm whether ***[FCSR0]***<RDYBSY> is "1" before the area selection is set and the Flash memory transits the Command Sequence Input Mode. After the area selection is set, the Read/Reset command is executed so that the Flash memory transits to the Read Mode.

(3) Except in dual operation, the program that executes the command sequences must be on the built-in RAM. The below commands can be used in dual operation.

- Automatic Programming command
- Automatic Block Erasing command
- Automatic Area Erasing command

(4) The target area must be selected (Set ***[FCAREASEL]***<AREAn> to "111".) before each command is executed. When the below commands are executed, all areas of Flash memory must be selected.

- Automatic Chip Erasing command
- Automatic FPRO Programming command
- Automatic FPRO Releasing command
- Automatic CPRO Programming command
- Automatic TCON Programming command
- Automatic CPROTCON Releasing command
- Automatic SAMNRFP Programming command
- Automatic SAMNRFP Releasing command

(5) Each bus write cycle must be executed by using consecutive 1-word (32-bit) data transfer instruction.

(6) If the Flash memory that is the target of each command sequence is accessed while each command is executing, the Bus Fault occurs.

(7) When issuing the command sequences, if the incorrect address or data is written, make sure to issue Read/Reset command, then the Flash memory returns to the Command Sequence Input Mode.

(8) Confirmation procedure of each command completion is as follows:

(a) Writing for the last bus write cycle is executed.
(b) Poll until ***[FCSR0]***<RDYBSY> is changed to "0" (in automatic operation).
(c) Poll until ***[FCSR0]***<RDYBSY> is changed to "1" (completion of automatic operation).

(9) When data is read from the Flash memory, release the area selection. (Set ***[FCAREASEL]***<AREAn> to "000".)

4.1.3. Dual Operation

When two or more areas of the Flash memory are built-in, writing and erasing to one area can be executed while reading an instruction or data from other areas.

This operation is called "dual operation".

For example, writing or erasing the area 1 of Flash memory can be executed while the program on the area 0 is executed.

In the dual operation, the interrupts can be used when the instructions on only area 0 of Flash memory is executed.

4.1.4. Command Description

The operation for each command is described. Refer to "3.1. Command Sequence of Flash Memory" for the concrete command sequence.

4.1.4.1. Automatic Programming

(1) Operation

The Automatic Programming command writes the data of the Flash memory in 1- page units (128 bytes, 32 words). Writing across the pages is not possible.
Writing to the Flash memory means that data cell of "1" becomes one of "0". It is not possible to become data cell of "1" from one of "0". To change data cell of "1" from one of "0", erasing operation is required.

The Automatic Programming command is allowed to execute only once to the already erased data cell. It cannot be executed to either data cells of "1" or "0" twice or more.
If re-writing to the address that has already been written once, the data in that address must be erased by the Automatic Block Erasing, Automatic Area Erasing or Automatic Chip Erasing command to re-program by the Automatic Programming command.

Another command sequence is not accepted during the Automatic Programming.
After the Automatic Programming is completed, the Flash memory returns to the Command Sequence Input Mode.

Note1: Writing to the same address without erasing operation twice or more may damage the data.
Note2: Writing and erasing to the block set the Flash Protect or Non-releasable Flash Protect are not possible.

(2) How to operate

The 1st to 3rd bus write cycles are the Automatic Programming command sequence.
The first address and data of the written 32 words are written in the 4th write bus cycle. On and after 5th bus write cycle, remaining data of 32 words are written.
After inputting command sequence is completed, the Automatic Programming is executed.

If a part of 32 words in the Flash memory is written, write "0xFFFFFFFF" to the addresses without writing.

4.1.4.2. Automatic Chip Erasing

(1) Operation

The Automatic Chip Erasing command erases the data of all addresses in the Flash memory.
If the blocks set the Flash Protect or Non-releasable Flash Protect are contained, the Automatic Chip Erasing command does not perform erasing operation to them. After it erases all erasable blocks, the Flash memory returns to the Command Sequence Input Mode.

Since the Flash Protect is not released by the Automatic Chip Erasing command, to release the Flash Protect, the Automatic FPRO Release command is required.

Another command sequence is not accepted during the Automatic Chip Erasing.
After the Automatic Chip Erasing is completed, the Flash memory returns to the Command Sequence Input Mode.

(2) How to operate

The 1st to 6th bus write cycles are the Automatic Chip Erasing command sequence. After inputting command sequence is completed, the Automatic Chip Erasing is executed.
The blank check for the data of all addresses in the Flash memory is required to confirm the completion of erasing operation with no problem.

Note: The Automatic Chip Erasing cannot be executed continuously. Before the next Automatic Chip Erasing is executed again, the blank check is required.

4.1.4.3. Automatic Area Erasing

(1) Operation

The Automatic Area Erasing command erases the data of specified area in the Flash memory.
If the blocks set the Flash Protect or Non-releasable Flash Protect are contained, the Automatic Area Erasing command does not perform erasing operation to them. After it erases all erasable blocks, the Flash memory returns to the Command Sequence Input Mode.

Another command sequence is not accepted during the Automatic Area Erasing.
After the Automatic Area Erasing is completed, the Flash memory returns to the Command Sequence Input Mode.

(2) How to operate

The 1st to 5th bus write cycles are the Automatic Area Erasing command sequence. The area to be erased is specified in the 6th bus write cycle. After inputting command sequence is completed, the Automatic Area Erasing is executed.
The blank check for the data of specified area in the Flash memory is required to confirm the completion of erasing operation with no problem.

Note: The Automatic Area Erasing cannot be executed continuously. Before the next Automatic Area Erasing is executed again, the blank check is required.

4.1.4.4. Automatic Block Erasing

(1) Operation

The Automatic Block Erasing command erases the data of specified block in the Flash memory.
If the specified block is set the Flash Protect or Non-releasable Flash Protect, the Automatic Block Erasing command does not perform erasing operation. Then, the Flash memory returns to the Command Sequence Input Mode.

Another command sequence is not accepted during the Automatic Block Erasing.
After the Automatic Block Erasing is completed, the Flash memory returns to the Command Sequence Input Mode.

(2) How to operate

The 1st to 5th bus write cycles are the Automatic Block Erasing command sequence. The block to be erased is specified in the 6th bus write cycle. After inputting command sequence is completed, the Automatic Block Erasing is executed.
The blank check for the data of the specified block in the Flash memory is required to confirm the completion of erasing operation with no problem.

4.1.4.5. Automatic FPRO Programming

(1) Operation

The Automatic FPRO Programming command sets the Flash Protect in 1-block units.
To release the Flash Protect setting, use the Automatic FPRO Releasing command.

For details of the Flash Protect, refer to "4.1.6. Flash Protect".

Another command sequence is not accepted during the Automatic FPRO Programming.
After the Automatic FPRO Programming is completed, the Flash memory returns to the Command Sequence Input Mode.

(2) How to operate

The 1st to 3rd bus write cycles are the Automatic FPRO Programming command sequence. The block to be set the Flash Protect is specified in the 4th bus write cycle.
After inputting command sequence is completed, the Automatic FPRO Programming is executed.
Checking corresponding ***[FCFPROSR0]***<FPROSTAn> is required to confirm the completion of writing operation with no problem.

Note: When the Automatic FPRO Programming is executed, select all areas of Flash memory by ***[FCAREASEL]***.

4.1.4.6. Automatic FPRO Releasing

(1) Operation

The Automatic FPRO Releasing command releases the Flash Protect setting of all blocks regardless of the Chip Protect setting.

Another command sequence is not accepted during the Automatic FPRO Releasing.
After the Automatic FPRO Releasing is completed, the Flash memory returns to the Command Sequence Input Mode.

(2) How to operate

The 1st to 5th bus write cycles are the Automatic FPRO Releasing command sequence. The address for the Automatic FPRO Releasing is specified in the 6th bus write cycle.
After inputting command sequence is completed, the Automatic FPRO Releasing is executed.
Checking ***[FCFPROSR0]***<FPROSTA0> to <PROSTA31> is required to confirm the completion of releasing operation with no problem.

Note: When the Automatic FPRO Releasing is executed, select all areas of Flash memory by ***[FCAREASEL]***.

4.1.4.7. Automatic CPRO Programming

(1) Operation

The Automatic CPRO Programming command sets the Chip Protect bit to "1".
To set it to "0", use the Automatic CPROTCON Releasing command.

For details of the Chip Protect, refer to the Reference Manual "Security Function".

Another command sequence is not accepted during the Automatic CPRO Programming.
After the Automatic CPRO Programming is completed, the Flash memory returns to the Command Sequence Input Mode.

(2) How to operate

The 1st to 3rd bus write cycles are the Automatic CPRO Programming command sequence. The address for the Automatic CPRO Programming is specified in the 4th bus write cycle.
After inputting command sequence is completed, the Automatic CPRO Programming is executed.
After reset, the value of Chip Protect bit is valid.

To confirm that the Chip Protect is valid with no problem, reading ***[FCCPROSR]***<CPROSTA> is required with setting ***[FCCPROMR]***<CPROMSK> to "1" after reset.

Note: When the Automatic CPRO Programming is executed, select all areas of Flash memory by ***[FCAREASEL]***.

4.1.4.8. Automatic TCON Programming

(1) Operation

The Automatic TCON Programming command makes the TOSHIBA Test Mode Control valid.
To Release the TOSHIBA Test Mode Control, use the Automatic CPROTCON Releasing command.

For details of the TOSHIBA Test Mode Control, refer to the Reference Manual "Security Function".

Another command sequence is not accepted during the Automatic TCON Programming.
After the Automatic TCON Programming is completed, the Flash memory returns to the Command Sequence Input Mode.

(2) How to operate

The 1st to 3rd bus write cycles are the Automatic TCON Programming command sequence. The address for setting the TOSHIBA Test Mode Control is specified in the 4th bus write cycle.
After inputting command sequence is completed, the Automatic TCON Programming is executed.
After reset, the TOSHIBA Test Mode Control is valid.

To confirm that the TOSHIBA Test Mode Control is valid with no problem, reading ***[FCCPROSR]***<TCONSTA> is required after reset.

Note: When the Automatic TCON Programming is executed, select all areas of Flash memory by ***[FCAREASEL]***.

4.1.4.9. Automatic CPROTCON Releasing

(1) Operation

The Automatic CPROTCON Releasing command sets the Chip Protect bit to "0" and releases the TOSHIBA Test Mode Control.
The operation of the Automatic CPROTCON Releasing depends on the state of the Chip Protect setting. For details, refer to the Reference Manual "Security Function".

Another command sequence is not accepted during the Automatic CPROTCON Releasing.
After the Automatic CPROTCON Releasing is completed, the Flash memory returns to the Command Sequence Input Mode.

(2) How to operate

The 1st to 5th bus write cycles are the Automatic CPROTCON Releasing command sequence. The address for the Automatic CPROTCON Releasing is specified in the 6th bus write cycle.
After inputting command sequence is completed, the Automatic CPROTCON Releasing is executed.
After reset, the Chip Protect bit is set to "0" and the TOSHIBA Test Mode Control is released.

To confirm that the Automatic CPROTCON Releasing is executed with no problem, following sequence is required after reset.

- Reading ***[FCCPROSR]***<CPROSTA> is required with setting ***[FCCPROMR]***<CPROMSK> to "1".
- Reading ***[FCCPROSR]***<TCONSTA> is required.

Note: When the Automatic CPROTCON Releasing is executed, select all areas of Flash memory by ***[FCAREASEL]***.

4.1.4.10. Automatic SAMNRFP Programming

(1) Operation

The Automatic SAMNRFP Programming command sets the Secure Access Memory and Non-releasable Flash Protect. It also writes the User Code 0 to 3.
To release the Secure Access Memory and Non-releasable Flash Protect and erase the User Codes, use the Automatic SAMNRFP Releasing command.

For details of the Secure Access Memory, refer to the Reference Manual "Secure Access Memory".
For details of the Chip Protect, refer to the Reference Manual "Security Function".

The User Code 0 to 3 are the areas where the arbitrary values can be written. The written value is read from the User Code Register ***[FCUSRCODEn]***.

Another command sequence is not accepted during the Automatic SAMNRFP Programming.
After the Automatic SAMNRFP Programming is completed, the Flash memory returns to the Command Sequence Input Mode.

(2) How to operate

The 1st to 3rd bus write cycles are the Automatic SAMNRFP Programming command sequence. The addresses for the Automatic SAMNRFP Programming and data for each function are specified in the 4th to 10th bus write cycle. For details, refer to "3.1.7. Specification SAMNRFP Data (SNDn)".

After inputting command sequence is completed, the Automatic SAMNRFP Programming is executed.
After reset, the setting for the Secure Access Memory and Non-releasable Flash Protect and the written User Codes are valid.

To confirm that the Secure Access Memory, Non-releasable Flash Protect, and User Codes are valid with no problem, reading following registers is required after reset.

- ***[SAMPROTECT]***<SAMPROTECT>, ***[SAMCBPEND]***
- ***[FCNRFPSR]***
- ***[FCUSRCODEn]***

Note1: When the Automatic SAMNRFP Programming is executed, select all areas of Flash memory by ***[FCAREASEL]***.

Note2: When the User Codes are modified, the Automatic SAMNRFP Programming is required after they are erased by the Automatic SAMNRFP Releasing command.

4.1.4.11. Automatic SAMNRFP Releasing

(1) Operation

The Automatic SAMNRFP Releasing command releases the Secure Access Memory and Non-releasable Flash Protect. It also erases the User Code 0 to 3.

When the Lock Setting is valid, The Automatic SAMNRFP Releasing command is not executed. For details, refer to the Reference Manual "Security Function" and "Secure Access Memory"

The operation of the Automatic CPROTCON Releasing depends on the state of the Chip Protect setting. For details, refer to the Reference Manual "Security Function".

Another command sequence is not accepted during the Automatic SAMNRFP Releasing.
After the Automatic SAMNRFP Releasing is completed, the Flash memory returns to the Command Sequence Input Mode.

(2) How to operate

The 1st to 5th bus write cycles are the Automatic SAMNRFP Releasing command sequence. The address for the Automatic SAMNRFP Releasing is specified in the 6th bus write cycle.

After inputting command sequence is completed, the Automatic SAMNRFP Releasing is executed.
After reset, the Secure Access Memory and Non-releasable Flash Protect are released. The User Code 0 to 3 are also erased.

To confirm that the Secure Access Memory and Non-releasable Flash Protect are released and User Codes are erased with no problem, reading following registers is required after reset.

- ***[SAMPROTECT]***<SAMPROTECT>, ***[SAMCBPEND]***
- ***[FCNRFPSR]***
- ***[FCUSRCODEn]***

Note: When the Automatic SAMNRFP Releasing is executed, select all areas of Flash memory by ***[FCAREASEL]***.

4.1.4.12. ID-Read

(1) Operation

The ID-Read command sequence reads the ID-data (manufacturer code, device code, and macro code) from the Flash memory.

(2) How to operate

The 1st to 3rd bus cycles are the ID-Read command sequence. The ID address is specified in the 4th bus cycle. The ID data is read in the 5th bus cycle.
The 1st to 3rd bus cycles are bus write cycle. Read from ID address in the 4th bus cycle, and from the Flash memory area (Mirror) in the 5th bus cycle.
After read the ID data, an operation mode of the Flash memory must transit to the Command Sequence Input Mode by Read/Reset command.

Note: Maintain the area selection status until the completion of the ID-Read command.

4.1.4.13. Read/Reset

(1) Operation

The Read/Reset command sequence changes the Flash memory to the Command sequence input mode.

(2) How to operate

The 1st bus write cycle is the Read/Reset command sequence.
After the command sequence is input, the Flash memory returns to the Command sequence input mode.

4.1.4.14. Notification when Auto Command Sequence is Executed

Writing and erasing cannot be executed to some areas at same time. Setting and releasing the Flash Protect and etc. cannot be also executed.

Example 1: Operation of writing to area 0 during erasing to area 1
Example 2: Operation of setting the Flash Protect during erasing to area 1
Example 3: Operation of erasing area 1 during erasing to area 0

4.1.5. Completion Detection of Automatic Operation

The Flash memory has an interrupt function to detect the completion of the automatic operation such as the Automatic Programming command, Automatic Erasing Command and etc..

Table 4.3 Detection of Completion of Automatic Operation of Flash Memory

Item	Signal name	Interrupt name
Completion of the automatic operation of the Flash memory	INTFLCRDY	FLASH Ready interrupt

4.1.5.1. Procedure

The procedure which uses completion detection interrupt of automatic operation is as follows.

For the details of interrupt processing, refer to "Interrupts" in the Reference Manual "Exception".

(1) Enable INTFLCRDY interrupt.
(2) After inputting automatic operation command sequence such as the Automatic Programming command and Automatic Erasing command to the Flash memory, check during the automatic operation (BUSY state) by ***[FCSR0]***<RDYBSY>.
(3) An INTFLCRDY interrupt request occurs after the automatic operation of the Flash memory is completed.
(4) When completing automatic operation, disable INTFLCRDY interrupt in the interrupt service routine, and return to the main process. When the automatic operation is executed continuously, input a new command sequence to the Flash memory without disabling INTFLCRDY interrupt in the interrupt service routine, and return to the main process.
(5) When the automatic operation is executed continuously, repeat step 3 to 4 in parallel performing a main process.

4.1.6. Flash Protect (FPRO)

The Flash Protect can prohibit writing and erasing operations to the Flash memory.
Setting the Flash Protect is executed in 1-block units.
Releasing the Flash Protect is executed for all blocks.

When both the Non-releasable Flash Protect (NRFP) and Flash Protect for same block are valid, the function of the Non-releasable Flash Protect has higher priority than one of Flash Protect. For the Non-releasable Flash Protect, refer to the Reference Manual "Security Function".

4.1.6.1. How to Set Flash Protect

To set the Flash Protect, the Automatic FPRO Programming command is used.
The Flash Protect is valid under following conditions:

(1) ***[FCFPROMR0]***<FPROMSKn> = 1
(2) The Flash Protect for the block n is set.

At this time, writing and erasing operations for the block n are prohibited.

To confirm the status of the Flash Protect for block n, read a corresponding bit of ***[FCFPROSR0]*** after setting ***[FCFPROMR0]***<FPROMSKn> to "1".

4.1.6.2. How to Release Flash Protect

To release the Flash Protect setting, the Automatic CPRO Releasing command is used.

Note: The Flash Protect settings for all blocks are released.

4.1.6.3. Flash Protect Release Temporary

The Flash Protect can be temporarily released without releasing the Flash Protect setting. At this time, the block which is temporarily released can be specified.

The Flash Protect for the block n is released regardless of the Flash Protect setting by setting ***[FCFPROMR0]***<FPROMSKn> "0".
For details of register settings, refer to "5.2.6. *[FCFPROMR0]* (Flash Protect Mask Register 0)".

4.1.7. Read Buffer

The Flash memory has a built-in read buffer. The read buffer enables the Flash memory to be read at the fastest 1 clock.

The read buffer has a 128-bit length prefetch buffer: 2 stages, history buffer: 4 stages, and branch buffer: 32 stages.

Figure 4.1 and Figure 4.2 show examples of operation when the read buffer is disabled and enabled.



Figure 4.1 Example of Read Buffer Operation when Read Buffer is Disabled



Figure 4.2 Example of Read Buffer Operation when Read Buffer is Enabled

5. Registers

5.1. List of Registers

The table below lists the registers related to Flash memory.

Peripheral function		Channel/unit	Base address
			TYPE1
Flash Memory	FC	-	0x5DFF0000

Register name		Address (Base+)
Chip Protect Mask Register	***[FCCPROMR]***	0x0010
Chip Protect/TOSHIBA Test Mode Control Status Register	***[FCCPROTCONSR]***	0x0014
Key Code Register	***[FCKCR]***	0x0018
Status Register 0	***[FCSR0]***	0x0020
Flash Protect Status Register 0	***[FCFPROSR0]***	0x0030
Flash Protect Mask Register 0	***[FCFPROMR0]***	0x0050
User Code Register 0	***[FCUSRCODE0]***	0x0080
User Code Register 1	***[FCUSRCODE1]***	0x0084
User Code Register 2	***[FCUSRCODE2]***	0x0088
User Code Register 3	***[FCUSRCODE3]***	0x008C
Non-releasable Flash Protect Status Register	***[FCNRFPSR]***	0x0090
Lock Status Register	***[FCLOCKSR]***	0x0094
Area Selection Register	***[FCAREASEL]***	0x0140
Access Control Register	***[FCACCR]***	0x0154

Note: The address not assigned in the above table must not be access.

5.2. Details of Register

5.2.1. *[FCCPROMR]* (Chip Protect Mask Register)

Bit	Bit symbol	After reset	Type	Function
31:1	-	0	R	Read as "0".
0	CPROMSK	1	R/W	Chip Protect mask setting 0: Masked (Chip Protect setting is temporarily released.) 1: Not masked When the Chip Protect setting is valid (***[FCCPROSR]***<CPROSTA> = 1), if "0" is written to this register, it is temporarily released.

Note1: To re-write this register, follow the procedure below:

(1) Write the specific code (0xA74A9D23) to ***[FCKCR]***.

(2) Re-write the data of ***[FCCPROMR]***<CPROMSK> within 16 clocks after Procedure (1).

Note2: Do not re-write this register during writing or erasing of Flash memory.

Note3: This register is initialized by POR or PORF (For details of POR and PORF, refer to the "Reset and Power Control" in the Reference Manual "Clock Control and Operation Mode".

5.2.2. *[FCCPROTCONSR]* (Chip Protect/TOSHIBA Test Mode Control Status Register)

Bit	Bit symbol	After reset	Type	Function
31:1	-	0	R	Read as "0".
1	TCONSTA	0/1	R	TOSHIBA Test Modr Control status 0: TOSHIBA Test Mode Control is valid. 1: TOSHIBA Test Mode Control is released. The state of TOSHIBA Test Mode Control is loaded to <TCONSTA> by releasing reset.
0	CPROSTA	0/1	R	Chip Protect setting status 0: Chip Protect setting is released. 1: Chip Protect is valid. The state of Chip Protect setting is loaded to <CPROSTA> by releasing reset.

5.2.3. *[FCKCR]* (Key Code Register)

Bit	Bit symbol	After reset	Type	Function
31:0	KEYCODE	0x00000000	W	Key code for releasing register lock When ***[FCCPROMR]***, ***[FCFPROMR0]***, and ***[FCAREASEL]*** are rewritten, write the specific code (0xA74A9D23) to this register beforehand. And then re-write the value to the register within 16 clocks after the previous action. If valid data is written to this register within 16 clocks, the released status is reset.

5.2.4. *[FCSR0]* (Status Register 0)

Bit	Bit symbol	After reset	Type	Function
31:11	-	0	R	Read as "0".
10:9	-	11	R	Read as "11".
8	-	1	R	Read as undefined.
7:1	-	0	R	Read as "0".
0	RDYBSY	1	R	Ready or busy flag for all area of Flash memory 0: During automatic operation 1: Completion of automatic operation This bit shows ready or busy status for the automatic operation, such as the Automatic Programming, Automatic Erasing, and Automatic Releasing. When the automatic operation is be performing, this bit is set to "0". And "0" means that the Flash memory is busy. When the automatic operation is completed, this bit is set to "1". "1" means that the Flash memory is ready. When this bit is "1", the Flash memory can accept the next command sequence.

5.2.5. *[FCFPROSR0]* (Flash Protect Status Register 0)

Bit	Bit symbol	After reset	Type	Function
31	FPROSTA31	0/1	R	Flash Protect status for each block of the Flash memory 0: Flash Protect is released. 1: Flash Protect is set. These bits show a Flash Protect status for each block of the Flash memory. When one of them is "1", the Flash Protect for the corresponding block is set. When the Flash Protect is set, the set block cannot be written and erased. The state of the Flash Protect is loaded to <FPROSTAn> by releasing reset.
30	FPROSTA30	0/1	R	
29	FPROSTA29	0/1	R	
28	FPROSTA28	0/1	R	
27	FPROSTA27	0/1	R	
26	FPROSTA26	0/1	R	
25	FPROSTA25	0/1	R	
24	FPROSTA24	0/1	R	
23	FPROSTA23	0/1	R	
22	FPROSTA22	0/1	R	
21	FPROSTA21	0/1	R	
20	FPROSTA20	0/1	R	
19	FPROSTA19	0/1	R	
18	FPROSTA18	0/1	R	
17	FPROSTA17	0/1	R	
16	FPROSTA16	0/1	R	
15	FPROSTA15	0/1	R	
14	FPROSTA14	0/1	R	
13	FPROSTA13	0/1	R	
12	FPROSTA12	0/1	R	
11	FPROSTA11	0/1	R	
10	FPROSTA10	0/1	R	
9	FPROSTA9	0/1	R	
8	FPROSTA8	0/1	R	
7	FPROSTA7	0/1	R	
6	FPROSTA6	0/1	R	
5	FPROSTA5	0/1	R	
4	FPROSTA4	0/1	R	
3	FPROSTA3	0/1	R	
2	FPROSTA2	0/1	R	
1	FPROSTA1	0/1	R	
0	FPROSTA0	0/1	R	

5.2.6. *[FCFPROMR0]* (Flash Protect Mask Register 0)

Bit	Bit symbol	After reset	Type	Function
31	FPROMSK31	1	R/W	Flash Protect mask for each block of Flash memory 0: Masked 1: Not masked These bits mask the Flash Protect setting for each block. When masked, the Flash Protect for the corresponding block is released.
30	FPROMSK30	1	R/W	
29	FPROMSK29	1	R/W	
28	FPROMSK28	1	R/W	
27	FPROMSK27	1	R/W	
26	FPROMSK26	1	R/W	
25	FPROMSK25	1	R/W	
24	FPROMSK24	1	R/W	
23	FPROMSK23	1	R/W	
22	FPROMSK22	1	R/W	
21	FPROMSK21	1	R/W	
20	FPROMSK20	1	R/W	
19	FPROMSK19	1	R/W	
18	FPROMSK18	1	R/W	
17	FPROMSK17	1	R/W	
16	FPROMSK16	1	R/W	
15	FPROMSK15	1	R/W	
14	FPROMSK14	1	R/W	
13	FPROMSK13	1	R/W	
12	FPROMSK12	1	R/W	
11	FPROMSK11	1	R/W	
10	FPROMSK10	1	R/W	
9	FPROMSK9	1	R/W	
8	FPROMSK8	1	R/W	
7	FPROMSK7	1	R/W	
6	FPROMSK6	1	R/W	
5	FPROMSK5	1	R/W	
4	FPROMSK4	1	R/W	
3	FPROMSK3	1	R/W	
2	FPROMSK2	1	R/W	
1	FPROMSK1	1	R/W	
0	FPROMSK0	1	R/W	

Note1: To re-write this register, follow the procedure below:

(1) Write the specific code (0xA74A9D23) to ***[FCKCR]***.

(2) Re-write the data of ***[FCFPROMR0]***<FPROMSKn> within 16 clocks after Procedure (1).

Note2: Do not re-write this register during writing or erasing of the Flash memory.

5.2.7. *[FCUSRCODEn]* (User Code Register n, n = 0 to 3)

Bit	Bit symbol	After reset	Type	Function
31:0	USRCODEn[31:0]	(Note)	R	User Code The value written by the Automatic SAMNRFP Programming command is read. Note: The user code is loaded after releasing reset.

5.2.8. *[FCNRFPSR]* (Non-releasable Flash Protect Status Register)

Bit	Bit symbol	After reset	1Type	Function
31:13	-	0	R	Read as "0".
12:8	NRFPSET[4:0]	(Note)	R	Non-releasable Flash Protect block setting status 00000: Block 0 00001: Block 0 to 1 : 11110: Block 0 to 30 11111: Block 0 to 31 Note: The state of the Non-releasable Flash Protect block setting is loaded after releasing reset.
7:1	-	0	R	Read as "0".
2:0	NRFPSTA	0/1	R	Non-releasable Flash Protect setting status 0: Invalid 1: Valid The state of the Non-releasable Flash Protect setting is loaded after releasing reset.

5.2.9. *[FCNRFPSR]* (Lock Status Register)

Bit	Bit symbol	After reset	1Type	Function
31:3	-	0	R	Read as "0".
2	LOCKSTA	0/1	R	Lock Setting status 0: Invalid 1: Valid The state of Lock Setting is loaded after releasing reset.
1:0	-	0	R	Read as "0".

5.2.10. *[FCAREASEL]* (Area Selection Register)

Bit	Bit symbol	After reset	Type	Function
31:28	-	0	R	Read as "0".
27	SSF1	0	R	Selection of area 1 0: Not selected area 1 (read mode) 1: Selected area 1 (write mode)
26	SSF0	0	R	Selection of area 0 0: Not selected area 0 (read mode) 1: Selected area 0 (write mode)
25:23	-	0	R	Read as "0".
22:20	-	000	R/W	Write as "000".
19	-	0	R	Read as "0".
18:16	-	000	R/W	Write as "000".
15	-	0	R	Read as "0".
14:12	-	000	R/W	Write as "000".
11	-	0	R	Read as "0".
10:8	-	000	R/W	Write as "000".
7	-	0	R	Read as "0".
6:4	AREA1[2:0]	000	R/W	Select area 1 of the Flash memory as the target area for command sequence (the selected area of Flash memory enters to Command Sequence Input Mode. (Note1) 111: Selected area 1 Others: Not selected area 1
3	-	0	R	Read as "0".
2:0	AREA0[2:0]	000	R/W	Select area 0 of the Flash memory as the target area for command sequence (the selected area of Flash memory enters to Command Sequence Input Mode. (Note1) 111: Selected area 0 Others: Not selected area 0

Note1: After re-write <AREA1[2:0]> and <AREA0[2:0]>, perform the next operation until the read data of <SSF1> and <SSF0> changes to the value which is reflected in the written value to <AREA1[2:0]> and <AREA0[2:0]>.

Note2: In except dual operation, re-write the contents of this register on the program code in the RAM.

Note3: To re-write this register, follow the procedure below:

(1) Write the specific code (0xA74A9D23) to ***[FCKCR]***.

(2) Re-write the data of ***[FCAREASEL]***<AREAn[2:0]> within 16 clocks after Procedure (1).

Note4: Do not re-write this register during writing or erasing of the Flash memory.

5.2.11. *[FCACCR]* (Access Control Register)

Bit	Bit symbol	After reset	Type	Function
31:11	-	0	R	Read as "0".
10:8	-	(Note3)	R/W	Do not change the value after reset.
7:2	-	0	R	Read as "0".
1:0	FCLC[1:0]	(Note3)	R/W	Read clock control for the Flash memory (Note3) 00: 1 clock 01: 2 clocks 10: 3 clocks 11: 4 clocks

Note1: Re-write the contents of this register on the program code in the RAM.

Note2: To re-write this register, follow the procedure below:

(1) Write the specific code (0xA74A9D23) to ***[FCKCR]***.

(2) Re-write data of ***[FCACCR]***<FCLC[1:0]> within 16 clocks after Procedure (1).

Note3: The initial value and function vary depending on the product. For details, refer to the Reference Manual "Product Information".

Note4: When using clock gear, set this register according to the maximum frequency in the application. Do not change setting even if the frequency is lower with the clock gear.

Note5: Do not re-write this register while writing or erasing of the Flash memory.

6. How to Program

6.1. Initialization

Before executing writing and erasing operation of the Flash memory, an internal high-speed oscillator 1 (IHOSC1) must be oscillated. And do not stop the internal high-speed oscillator 1 until writing or erasing.

Refer to the Reference Manual "Clock Control and Operation Mode" for an internal high-speed oscillator 1 (IHOSC1).

6.2. Mode after Releasing RESET

The mode after releasing reset by RESET_N pin is depend on the state of BOOT_N pin.

The Single-boot mode is not started when the Secure Access Memory or Non-releasable Flash Protect setting is valid. For details, refer to the Reference Manual "Security Function" and "Secure Access Memory".

Table 6.1 Operation Mode Setting

Operation mode	Pin	
	RESET_N	BOOT_N
Single-chip mode	0 → 1	1
Single-boot mode	0 → 1	0

Table 6.2 Mode and Operation

Mode	Operation
Single-boot mode	In the Single-boot mode, the program of built-in BOOT ROM starts. The BOOT ROM has the RAM Transfer command and the Flash Memory Erasing command. The RAM Transfer command reads the program from the outside by using an UART function and stores and executes the read program to a built-in RAM. The Flash Memory Erasing command erases all data in the addresses of the Flash memory, included the Flash Protect setting, Chip Protect setting, and TOSHIBA Test Mode Control setting. For details of re-writing in the Single-boot mode, refer to "6.3. How to Re-writing Flash Memory in Single-boot Mode".
Single-chip mode	In the Single-chip mode, the program of the built-in Flash memory starts. A mode determination routine to transit the Flash memory re-writing operation and a re-writing routine in a reset processing program of the built-in Flash memory are prepared. In the Single-chip mode, the area where is stored a re-writing program can be select from below areas. 1. A re-writing program is stored in the built-in RAM. In this case, it can write and erase to all areas of the Flash memory. 2. A re-writing program is stored in one area of the built-in Flash memory. In this case, it can write and erase to only other areas. For details of re-writing in the Single-chip mode, refer to "6.4. How to Re-write Flash Memory in Single-chip Mode".

Note: For the selection of UART in the Single-boot mode, refer to "6.3. How to Re-writing Flash Memory in Single-boot Mode".

6.3. How to Re-writing Flash Memory in Single-boot Mode

6.3.1. Outlines

In the Single-boot mode, the device is booted up from a program contained in built-in BOOT ROM (MASK ROM) after releasing reset. In this mode, the BOOT ROM is mapped to the area containing interrupt vector tables, and the Flash memory is mapped to the address area other than the BOOT ROM area.

In the Single-boot mode, the Flash memory is re-written by transferring the command and data.

Table 6.3 Functions and Commands

Functions/ commands	Basic operation	Description	Comment/refer section
Communication function	Communication equipment	Use UART for the communication.	-
	Communication rate	The signal sent at the communication rate beforehand from the external host controller is analyzed, and a communication rate is set up automatically.	Refer to "Table 6.7 Setting of Baud Rate in Single Boot Mode (fc = 10MHz, without error)"
RAM Transfer command	Transfer to RAM	By using the communication function, a re-writing program for the Flash memory, which is transferred from the external host controller, is stored to the built-in RAM. It is executed.	-
	Password	Any data whose length is 255 bytes can be used as a password. If the sent password does not match, an error is generated, and RAM transfer command is not executed.	A part of user program is used for a password.
Flash Memory Erasing command	Flash memory erasing	The Flash memory erasing command erases all data in the address of the Flash memory, the Flash Protect, Chip Protect, and TOSHIBA Test Mode Control regardless of the Flash Protect setting, Chip Protect setting, and TOSHIBA Test Mode Control setting without a password.	Erasing and releasing for: Flash memory Flash Protect setting Chip Protect setting TOSHIBA Test Mode Control

The UART (Note) of a target (microcontroller) and the external host controller (hereafter controller) are connected. The "Re-writing program for the Flash memory" sent from the controller is stored the built-in RAM. It is executed to re-program the Flash memory. For the details of communication with the controller, follow the protocol described later.

Make sure not to generate any exceptions in the Single-boot mode.

It is recommended that the Flash Protect for the needed block to avoid accidental modification in the Single-chip mode is set after re-writing is completed.

Note: For detail of UART, refer to Reference Manual "Asynchronous Serial Communication Circuit".

6.3.2. Mode Setting

To execute the on-board writing, the device is booted up in the Single-boot mode. For details of Single-boot mode setting, refer to "6.2. Mode after Releasing RESET" and "6.3.3. Interface Specifications".

6.3.3. Interface Specifications

The Single-boot mode supports a serial communication interface by UART.
An interface specification is shown below.

6.3.3.1. Communication by UART

- Communication channel: UART channel x (depends on the product)
- Serial transfer mode: UART (asynchronous communication) mode, half-duplex communication, LSB-first
- Data length: 8 bits
- Parity bit: None
- STOP bit: 1 bit
- Baud rate: Arbitrary baud rate
  (Refer to "Table 6.7 Setting of Baud Rate in Single Boot Mode (fc = 10MHz, without error)")
- SIWDT: Stops

The internal boot program operates by the initial settings of the clock and mode control (fc=10MHz, The clocks for the used peripheral functions are supplied).

A baud rate is determined by the timer counter described in "6.3.7.1 Serial Communication Determination". It must be within the measurable range by the timer counter.

The pins used in the internal boot program are shown in Table 6.4. Other pins are not operated in the internal boot program.

Table 6.4 Example of Used Pins (UART)

Kind of pin	Pin name	Setting
Mode setting pins	MODE	0
	BOOT_N	0
Reset pin	RESET_N	0 → 1
Communication pins	UTxTXD (Note1) (Note2)	-
	UTxRXD (Note1) (Note2)	-

Note1: Setting pins and UART channel to be used vary depending on the product. For details, refer to Reference Manual "Product Information".

Note2: When two pin groups for the same UART channel in the device exist and are assigned both for the Single-boot mode, either pin groups connected with the external host controller is automatically detected at booting up. The UTxRXD pin in the not used channel is set to OPEN or fixed to "High" level. Do not connect both pin groups to the external host controller at the same time.
For details of pin assignment for UART, refer to the Reference Manual "Product Information".

6.3.4. General Flowchart of Internal Boot Program

The general flow chart of the internal boot program is shown.



Figure 6.1 General Flowchart of Internal Boot Program

6.3.5. Restrictions on Memories

Note that the Single-boot mode has the restrictions on the built-in RAM and built-in Flash memory as shown in Table 6.5.

Table 6.5 Restrictions on Memories in Single-boot Mode

Memory	Restrictions
Built-in RAM	Boot program uses the built-in RAM as a work area through "0x20000000" to "0x200003FF". Store the received program from "0x20000400" through the end address. For the last available transfer address, refer to the Reference Manual "Product Information".
Built-in Flash memory	From "0x5E001000" to the maximum capacity of Flash memory can be used as the password area.

6.3.6. Operation Command

The internal boot program provides following operation commands:

Table 6.6 Operation Commands in Single-boot Mode

Operation command data	Operation command
0x10	RAM Transfer
0x40	Flash Memory Erasing

6.3.6.1. RAM Transfer

The RAM Transfer command stores data of the user program transferred from the controller to the built-in RAM. When the transfer is completed with no problem, the user program starts. The memory address of "0x20000400" or bigger except "0x20000000" to "0x200003FF" where the addresses are used for the internal boot program can be used for the user program. The user program starts from the first address stored program in the built-in RAM.

For the re-writing procedure by the RAM Transfer command, refer to "6.3.10. Re-writing Procedure of Flash Memory by Using Built-in BOOT ROM".

6.3.6.2. Flash Memory Erasing

The Flash memory erasing command erases all data in the address of the Flash memory and releases the Flash Protect, Chip Protect and TOSHIBA Test Mode Control regardless of the Flash Protect setting, Chip Protect setting, and TOSHIBA Test Mode Control setting without a password.

6.3.7. Common Operation Regardless of Command

This section describes common operation when the internal boot program is executed.

6.3.7.1. Serial Communication Determination

The controller must send "0x86" on the 1st byte at the desired baud rate in Table 6.7. If communication cannot be done, please use lower baud rate.

Table 6.7 Setting of Baud Rate in Single Boot Mode (fc = 10MHz, without error)

Baud Rate (Calculation)	*[UARTxBRD]*<BRN[15:0]>	*[UARTxBRD]*<BRK[5:0]>
9600 (9599)	65	57
19200 (19203)	32	29
38400 (38388)	16	46
57600 (57637)	10	10
62500 (62500)	9	0
76800 (76923)	8	55
115200 (115274)	5	37
128000 (127796)	4	7

6.3.7.2. Acknowledgement Response Data

The internal boot program shows processing states in specific codes and sends them to the controller. From "Table 6.8 ACK Response Data Corresponding to Serial Operation Determination Data" to "Table 6.11 ACK Response Data Corresponding to Flash Memory Erasing Operation", ACK response data corresponding to each received data are shown.

The upper four bits of ACK response data are same as those of the operation command data. The bit 3 indicates a receive error. The bit 0 indicates an invalid operation command error, a checksum error or a password error. The bit 1 and bit 2 are always "0".

Table 6.8 ACK Response Data Corresponding to Serial Operation Determination Data

Transmit data	Meaning
0x86	Determined that UART communication can be done. (Note)

Note: If it is determined that the communication cannot be done with the set UART baud rate, the operation is stopped without sending anything.

Table 6.9 ACK Response Data Corresponding to Operation Command Data

Transmit data	Meaning
0x?8 (Note)	The receive error occurs in the operation command data.
0x?1 (Note)	The undefined operation command data is received with no problem.
0x10	Determined as the RAM Transfer command
0x40	Determined as the Flash Memory Erasing command

Note: The upper 4 bits of the ACK response data are the same as those of the previous operation command data.

Table 6.10 ACK Response Data Corresponding to CHECKSUM Data

Transmit data	Meaning
0xN8 (Note)	The receive error occurred in the CHECKSUM data.
0xN1 (Note)	The CHECKSUM error or password error occur.
0xN0 (Note)	The CHECKSUM value was determined as correct value.

Note: The upper 4 bits of the ACK response data are same as those of the operation command data.

Table 6.11 ACK Response Data Corresponding to Flash Memory Erasing Operation

Transmit data	Meaning
0x54	Determined as the Flash memory erase enable command
0x4F	Flash Memory Erasing command is completed.
0x4C	Flash Memory Erasing command is completed illegally.
0x47	Flash Memory Erasing command is aborted.

6.3.7.3. Password

Arbitrary data (a part of user memory) in the Flash memory can be used as a password. Once the password is set, RAM Transfer command requires a password for the verification.

(1) Mechanism of password

Arbitrary data (Consecutive 255 bytes of data) in the Flash memory can be used as a password. And the password is verified by comparing the password string sent from the controller with data included a password in the Flash memory of micro controller.

(2) Data configuration of password communication

The data in a password communication is comprised of four elements: PLEN, PNSA, PCSA, and the password string (Hereafter Password). For detail, refer to "Figure 6.14 Password Communication Data Configuration (Example of Transmission)".

- PLEN (Password length data)

  PLEN specifies the length of the Password. It is 255 ("0xFF").

- PNSA (Password length store address)

  PNSA specifies the store address of the Password length in four bytes. Specify the address which data is "0xFF" in. The password error occurs when data in the specified address is not "0xFF".

- PCSA (Password compare start address)

  PCSA specifies the Password compare start address in four bytes. The Password is compared with the data from the address specified by PCSA. The address added the Password length must be within the area of the Flash memory. If it is out of area of the Flash memory, the Password address error occurs.

- Password

  Use 255 bytes data as the Password. The Password is compared with 255 bytes data from the address specified by PCSA. If the result of comparison is not matched, the password error occurs. And, if the same data are detected in the consecutive three addresses or more, the password area error occurs.

- Password error

  When the password address error or password area error occurs, "0x11" is sent as the ACK response data regardless of the comparison result of the Password. If the password error occurs, the ACK response is the password error.
  If the password error occurs, the controller will no longer be able to communicate with the microcontroller. To restart communication, reset from the reset pin (RESET_N) and restart the Single-boot mode.



Figure 6.2 Password Communication Data Configuration (Example of Transmission)

(3) Password setting/releasing/verification

– Password setting

A part of a user program is used as a password. Therefore, special process is not required for password setting. At the time when a program is written to the Flash memory, a password is set.

– Password releasing

To release a password, entire erasing of the Flash memory is required. A password is released when the entire area of Flash memory is erased.

– The case that password verification is unnecessary

When the entire area of the Flash memory is erasing state, the microcontroller is determined as a blank product and the password verification is not executed.

(4) Setting value and range of password

A password must be set according to the condition in Table 6.12. Unless the condition is satisfied, the password error occurs.

Table 6.12 Setting Value Range of Password

Password	Blank product	Non-blank product
PNSA range (Address where the password length is stored)	Required (Note2)	0x5E001000 ≤ PNSA ≤ Maximum memory address
PCSA range (Start address where the password is stored)	Required (Note2)	0x5E001000 ≤ PCSA ≤ Maximum memory address - 254
PLEN range (Password length)	Required (Note2)	255
Password string (Note1)	Required (Note2)	Required (Note3)
Password range	N/A	0x5E001000 ≤ PNSA ≤ Maximum memory address

Note1: 255 bytes data must be sent when communication.

Note2: Send the dummy PLEN, PNSA, PCSA and password string for blank products.

Note3: Over the three bytes consecutive and same data cannot be used as a password string.

6.3.7.4. CHECKSUM Calculation

The CHECKSUM is calculated by 8-bit addition (ignoring the overflow) to transmit data and taking the two's complement of the sum of lower 8 bits. Use this calculation when the controller transmits the CHECKSUM value.

Example calculation of CHECKSUM:

To calculate the CHECKSUM for 2-byte data ("0xE5" and "0xF6"), perform 8-bit addition without signed.

0xE5 + 0xF6 = 0x1DB

Take the two's complement of the sum to the lower 8 bits, and that is a checksum value. "0x25" is sent to the controller.

0 - 0xDB = 0x25

6.3.8. Communication Rules of RAM Transfer Command

This section shows communication rules of RAM transfer command. Transfer directions in the table are indicated as follows:

Transfer direction (C → T): From the controller to target (micro controller)
Transfer direction (T → C): From target (micro controller) to the controller

Table 6.13 Communication Rules of RAM Transfer Command

No.	Transfer direction	Transfer data	Description
1	C → T	Operation command data (0x10)	The controller transmits RAM transfer command data "0x10".
2	T → C	ACK response data for the operation command ● Normal state: 0x10 ● Abnormal state: 0x?1 ● Communication error: 0x?8	The target checks the received data, and it sends ACK response data. If the received data has a receive error, the target sends ACK response data "0x?8" (the upper 4 bits correspond to those of the received data.) indicating communication error, and then returns to waiting for new operation command data. If the received data does not have a receive error, the target checks the data against operation command data described in "Table 6.6 Operation Commands in Single-boot Mode". If checking is failed, the target sends ACK response data "0x?1" (the upper 4 bits correspond to those of the received data.) indicating abnormal state, and then returns to waiting for new operation command data. If checking is succeeded, the target sends ACK response data "0x10" indicating normal state, and then waits for next data.
3	C → T	Password length (PLEN) (1 byte)	The controller transmits password length data "0xFF" of the Flash memory.
4	C → T	Password length store address (PNSA) (4 bytes)	The controller transmits the address data where the password length is stored.
5	C → T	Password stores start address (PCSA) (4 bytes)	The controller transmits the start address where the password is stored.
6	C → T	Password string (255 bytes)	The controller transmits password data of the Flash memory. If target is a blank product, the controller transmits dummy data.
7	C → T	CHECKSUM value of transmit data (at No.3 to No.6)	The controller calculates the CHECKSUM value of transmit data (at No.3 to No.6) and sends it. For details of CHECKSUM calculation, refer to "6.3.7.4. CHECKSUM Calculation".

No.	Transfer direction	Transfer data	Description
8	T → C	Password error check, password address error check, password area error check, ACK response data for CHECKSUM value. ● Blank: 0x14 (Note1) ● Normal state: 0x10 ● Abnormal state: 0x11 ● Communication error: 0x18	The target checks the received data, and then it sends ACK response data. If the received data at No.3 to 7 has a receive error, the target sends ACK response data "0x18" indicating communication error, and then returns to waiting for new operation command data. If the received data does not have a receive error, the target checks a CHECKSUM value and verifies the Password. For details of password verification, refer to "6.3.7.3. Password". If password verification is failed, the target sends ACK response data "0x11" indicating abnormal state, and then returns to waiting for next operation command data. If password verification is succeeded, the target sends ACK response data "0x10" indicating normal state, and then waits for next transmit data. If target is a blank product, the target sends ACK response data"0x14" (Note1), and it waits for next transmit data.
9	C → T	RAM stored start address (31 to 24)	The controller transmits the RAM stored start address by dividing into 4 times as a next transmit data. Transmission order is as follows: 1st byte corresponds to bit 31 to bit 24 and 4th byte corresponds to bit 7 to 0 of RAM store start address. These addresses should be within "0x20000400" to the last address of RAM which a user program can be stored in. The target checks received data at each reception for No.9 to 12. If a receive error occurs, the target sends ACK response data "0x18" indicating communication error, and then returns to waiting for new operation command data. If a receive error does not occur, the target transmits nothing, and waits for next transmit data.
10	C → T	RAM stored start address (23 to 16)	
11	C → T	RAM stored start address (15 to 8)	
12	C → T	RAM stored start address (7 to 0)	
13	C → T	The number of bytes of data stored in the RAM (15 to 8)	The controller transmits the number of bytes of transmit data. Transmission order is as follows: 1st byte corresponds to bit 15 to bit 8 and 2nd byte corresponds to bit 7 to 0 of transfer address. These addresses should be within "0x20000400" to the last address of RAM address. The target checks received data. If a receive error occurs, the target sends ACK response data "0x11" indicating communication error, and then returns to waiting for new operation command data. If a receive error does not occur, the target transmits nothing, and waits for next transmit data.
14	C → T	The number of bytes of data stored in the RAM (7 to 0)	
15	C → T	CHECKSUM value of transmit data (No.9 to 14)	The controller transmits a CHECKSUM value of transmit data (at No.9 to No.14).
16	T → C	ACK response data for a CHECKSUM value ● Normal state: 0x10 ● Abnormal state: 0x11 ● Communication error: 0x18	The target checks the received data, and it sends ACK response data. If the received data has a receive error, the target sends ACK response data "0x18" indicating communication error, and then returns to waiting for next operation command data. If the received data does not have a receive error, the target checks a CHECKSUM value. If checking is failed, the target sends ACK response data "0x11" indicating abnormal state, and then returns to waiting for next operation command data. If checking is succeeded, the target sends ACK response data "0x10" indicating normal state, and then waits for next data.
17	C → T	RAM store data	The controller transmits data to be stored in the built-in RAM. The target receives data to be stored in the built-in RAM.
18	C → T	CHECKSUM value of transmit data (at No.17)	The controller transmits a CHECKSUM value of transmit data (at No.17).

No.	Transfer direction	Transfer data	Description
19	T → C	ACK response data for CHECKSUM verification ● Normal state: 0x10 ● Abnormal state: 0x11 ● Communication error: 0x18	The target checks the received data, and it sends ACK response data. If the received data has a receive error, the target sends ACK response data "0x18" indicating communication error, and then returns to waiting for next operation command data. If the received data does not have a receive error, the target checks a CHECKSUM value. If checking is failed, the target responds ACK response data "0x11" indicating abnormal state, and then returns to waiting for next operation command data. If checking is succeeded, the target sends ACK response data "0x10" indicating normal state and jumps to RAM store start address (at No.9 to No.12). (Note)

Note: A setup of the functions (a port, UART, a timer/counter, built-in RAM, etc.) which the internal boot program used is not initialized.

6.3.9. Communication Rules of Flash Memory Erasing Command

This section shows a communication rules of the Flash memory erasing command. Transfer directions in the table are indicated as follows:

Transfer direction (C → T): From the controller to target (micro controller)
Transfer direction (T → C): From target (micro controller) to the controller

Table 6.14 Communication Rules of Flash Memory Erasing Command

No.	Transfer direction	Transfer data	Description
1	C → T	Operation command data (0x40)	The controller transmits Flash memory erasing command data "0x40".
2	T → C	ACK response data for operation command ● Normal state: 0x40 ● Abnormal state: 0x?1 ● Communication error: 0x?8	The target checks the received data, and it sends ACK response data. If the received data has a receive error, the target sends ACK response data "0x?8" (the upper 4 bits correspond to those of the received data.) indicating communication error, and then returns to waiting for new operation command data. If the received data does not have a receive error, the target checks the data against operation command data described in "Table 6.6 Operation Commands in Single-boot Mode". If checking is failed, the target sends ACK response data "0x?1" (the upper 4 bits correspond to those of the received data.) indicating abnormal state, and then returns to waiting for new operation command data. If checking is succeeded, the target sends ACK response data "0x40" indicating normal state, and then waits for next data.
3	C → T	Erase enable command data (0x54)	The controller transmits erase enable command data (0x54).
4	T → C	ACK response data for erase enable command data ● Normal state: 0x54 ● Abnormal state: 0x?1 ● Communication error: 0x?8	The target checks the received data, and it sends ACK response data. If the received data has a receive error, the target sends ACK response data "0x?8" (the upper 4 bits correspond to those of the received data.) indicating communication error, and then returns to waiting for new operation command data. If the received data does not have a receive error, the target checks erase enable command data "0x54". If checking is failed, the target responds ACK response data "0x?1" (the upper 4 bits correspond to those of the received data.) indicating abnormal state, and then returns to waiting for next operation command data. If checking is succeeded, the target sends ACK response data "0x54" indicating normal state, and performs chip erasing.
5	-	-	Chip erasing in progress.
6	T → C	ACK response data for checking completion of chip erasing ● Erasing completed: 0x4F ● Abnormal state (blank check error): 0x4C ● Abnormal state (time-out error): 0x47	The target sends the result of chip erasing process. If the chip erasing process is completed, the target sends ACK response data "0x4F" indicating completion of chip erasing. If a blank check error occurs, the target sends ACK response data "0x4C" indicating abnormal state. If chip erasing command is aborted, the target sends ACK response data "0x47" indicating abnormal state and then returns to waiting for next operation command data.

6.3.10. Re-writing Procedure of Flash Memory by Using Built-in BOOT ROM

This section describes re-writing procedure of the Flash memory by using built-in BOOT ROM. (Following example is using UART)

6.3.10.1. Step-1

The condition of the Flash memory does not care whether an user program has been written or all data are erased. Since a re-writing routine and re-writing data are transferred via the UART, the UART of this device must be connected to the external host controller on the PCB. A re-writing routine (a) is prepared on the external host controller.



Figure 6.3 Re-writing Procedure of Flash Memory by Using Built-in BOOT ROM (1)

6.3.10.2. Step-2

The reset is released when the pin condition is set to transit the Single-boot mode and the device boots up on the BOOT ROM. According to the procedure of the Single-boot mode, re-writing routine (a) via the UART from the external host controller. A password verification is executed against the password in the old user application program first. For details, refer to "(4) Setting value and range of password" in section" in "6.3.7.3. Password".



Figure 6.4 Re-writing Procedure of Flash Memory by Using Built-in BOOT ROM (2)

6.3.10.3. Step-3

After a password verification is completed, the re-writing routine (a) is transferred from the external host controller. The BOOT ROM loads this routine to the built-in RAM. Re-writing routine must be stored in the range from "0x20000400" to the last address of RAM which a user program can be stored in.



Figure 6.5 Re-writing Procedure of Flash Memory by Using Built-in BOOT ROM (3)

6.3.10.4. Step-4

The BOOT ROM jumps to re-writing routine (a) in the built-in RAM to erase the Flash memory area containing the old application program in the units of arbitrary erasing size.



Figure 6.6 Re-writing Procedure of Flash Memory by Using Built-in BOOT ROM (4)

6.3.10.5. Step-5

Re-writing routine (a) is executed to download the new user application program from the external host controller and writes it into the erased Flash memory area. After re-writing is completed, the Flash Protect is set for the Flash memory area which the new user application program is re-written in.

In the example below, the new user application program is transferred from the same external host controller via the same UART; they are used for transferring re-writing routine (a). However, once re-writing routine (a) in the built-in RAM starts, the transfer path and the transfer source can be changed to ones prepared by user. The hardware on the PCB and re-writing routine are designed to suit for user's system.



Figure 6.7 Re-writing Procedure of Flash Memory by Using Built-in BOOT ROM (5)

6.3.10.6. Step-6

After re-writing of Flash memory is completed, the power supply is turned-off and the cable connected with target and external host controller is disconnected. And then, the power supply is turned-on, the reset is released after the pin condition is set to transit the Single-chip mode. The device boots up in the Single-chip mode to execute the new user application program.



Figure 6.8 Re-writing Procedure of Flash Memory by Using Built-in BOOT ROM (6)

6.4. How to Re-write Flash Memory in Single-chip Mode

The Single-chip mode is used when the communication function in the Single-boot mode cannot be used.

The condition to transit the Single-chip mode and the communication function to transfer the "Re-writing routine" are decided beforehand. The PCB should be designed for the decided condition and communication function. The program used in the Single-chip mode should be written to the Flash memory.

The area to store the "Re-writing program" can be selected from follows:

(1) A re-writing program is stored in the built-in RAM. In this case, re-writing program can write and erase to all areas of the Flash memory.

(2) A re-writing program is stored in one area of the built-in Flash memory. In this case, re-writing program can write and erase to only other areas.

About case (1), refer to "6.4.1. Example Procedure that Re-writing Routine Stored in Flash Memory" and "6.4.2. Example Procedure that Re-writing Routine is Transferred from External Host".

About case (2), refer to "6.4.3. How to Re-writing by Dual Operation".

6.4.1. Example Procedure that Re-writing Routine Stored in Flash Memory

6.4.1.1. Step-1

The following program routines is written into an arbitrary block in the Flash memory beforehand.
This section explains the case that a re-writing routine is stored in the reset process program.

(a) Mode determination routine: Program to determine to switch to re-writing Flash memory
(b) Copy routine: Program to copy a (c) re-writing routine to the built-in RAM
(c) Re-writing routine: Program to download a new user application program from the external host controller and re-write the Flash memory



Figure 6.9 Procedure that Re-writing Routine Stored in Flash Memory (1)

6.4.1.2. Step-2

First, the reset process program determines that switching condition to transit re-writing Flash memory operation is satisfied. If switching conditions is satisfied, the copy routine is executed.

After transiting re-writing Flash memory operation, no interrupt is generated.



Figure 6.10 Procedure that Re-writing Routine Stored in Flash Memory (2)

6.4.1.3. Step-3

After the re-writing Flash memory operation starts, (b) copy routine copies the (c) re-writing routine from the Flash memory to the built-in RAM.



Figure 6.11 Procedure that Re-writing Routine Stored in Flash Memory (3)

6.4.1.4. Step-4

After jumping to (c) re-writing routine on the built-in RAM, the Flash Protect for the old application program area is released, the old application area in the Flash memory is erased.



Figure 6.12 Procedure that Re-writing Routine Stored in Flash Memory (4)

6.4.1.5. Step-5

Re-writing routine in the built-in RAM is executed to download new user application program from the external host controller and writes it into the erased area of Flash memory. When re-writing is completed, the Flash Protect for the new user application program area is set.



Figure 6.13 Procedure that Re-writing Routine Stored in Flash Memory (5)

6.4.1.6. Step-6

The condition to transit re-writing Flash memory operation is released. The reset is generated by the RESET_N pin.

After releasing reset, the mode determination routine determines that the condition to transit re-writing Flash memory operation is released, and the new user application program is executed.



Figure 6.14 Procedure that Re-writing Routine Stored in Flash Memory (6)

6.4.2. Example Procedure that Re-writing Routine is Transferred from External Host

6.4.2.1. Step-1

The following program routines is written into an arbitrary block in the Flash memory beforehand.
This section explains the case that a re-writing routine is stored in the reset process program.

(a) Mode determination routine: Program to determine to switch to rewriting operation
(b) Transfer routine: Program to download a (c) re-writing routine from the external host controller.

Re-writing routine shown below must be prepared on the external host controller.

(c) Re-writing routine: Program to download a new user application program from the external host controller and re-write the Flash memory



Figure 6.15 Example Procedure that Re-writing Routine is Transferred from Host (1)

6.4.2.2. Step-2

First, the reset process program determines that switching condition to transit re-writing Flash memory operation is satisfied. If switching conditions is satisfied, the transfer routine is executed.

After transiting re-writing Flash memory operation, no interrupt is generated.



Figure 6.16 Example Procedure that Re-writing Routine is Transferred from Host (2)

6.4.2.3. Step-3

After the re-writing Flash memory operation starts, (b) transfer routine loads the (c) re-writing routine from the external host controller to the built-in RAM.



Figure 6.17 Example Procedure that Re-writing Routine is Transferred from Host (3)

6.4.2.4. Step-4

After jumping to (c) re-writing routine on the built-in RAM, the Flash Protect for the old application program area is released, the old application area in the Flash memory is erased.



Figure 6.18 Example Procedure that Re-writing Routine is Transferred from Host (4)

6.4.2.5. Step-5

Re-writing routine in the built-in RAM is executed to download new user application program from the external host controller and writes it into the erased area of Flash memory. When re-writing is completed, the Flash Protect for the new user application program area is set.



Figure 6.19 Example Procedure that Re-writing Routine is Transferred from Host (5)

6.4.2.6. Step-6

The condition to transit re-writing Flash memory operation is released. The reset is generated by the RESET_N pin.

After releasing reset, the mode determination routine determines that the condition to transit re-writing Flash memory operation is released, and the new user application program is executed.



Figure 6.20 Example Procedure that Re-writing Routine is Transferred from Host (6)

6.4.3. How to Re-writing by Dual Operation

When two or more areas of the Flash memory are built-in, writing and erasing to one area can be executed while reading an instruction or data from other areas.
This is called "dual operation".

For example, writing or erasing the area 1 of Flash memory can be executed while the instructions on the area 0 are executing.
In the dual operation, the interrupts can be used when the instructions on only area 0 of Flash memory is executed.

6.4.3.1. Step-1

The following program routines is written into an arbitrary block in the Flash memory beforehand.
This section explains the case that a re-writing routine is stored in the reset process program.

(a) Mode determination routine: Program to determine to switch to re-writing Flash memory
(b) Re-writing routine: Program to download a new user application program from the external host controller and re-write the Flash memory



Figure 6.21 How to Re-writing by Dual Operation (1)

6.4.3.2. Step-2

First, the reset process program determines that switching condition to transit re-writing Flash memory operation is satisfied. If switching conditions is satisfied, the re-writing routine is executed.

After transiting re-writing Flash memory operation, no interrupt is generated.



Figure 6.22 How to Re-writing by Dual Operation (2)

6.4.3.3. Step-3

After jumping to re-writing routine, the Flash Protect for the area 0 stored the old application is released, the area 0 is erased.



Figure 6.23 How to Re-writing by Dual Operation (3)

6.4.3.4. Step-4

Confirm that the erased area 0 is blank. After this, re-writing routine downloads the new user application program from the external host controller to the built-in RAM.

Re-writing routine writes the new user application program downloaded to the built-in RAM to the area 0.
When writing is completed, the Flash Protect for area 0 is set.



Figure 6.24 How to Re-writing by Dual Operation (4)

6.4.3.5. Step-5

The condition to transit re-writing Flash memory operation is released. The reset is generated by the RESET_N pin.
After releasing reset, the mode determination routine determines that the condition to transit re-writing Flash memory operation is released, and the new user application program is executed.



Figure 6.25 How to Re-writing by Dual Operation (5)

7. General Precautions

- Do not perform any operation that is not described in this document.
- Do not access the addresses that is not assigned to the registers in this document.
- It is recommended to confirm whether writing and erasing were successfully completed by reading data in the Flash memory after command execution.

8. Revision History

Table 8.1 Revision History

Revision	Date	Description
1.0	2026-02-20	- First release

RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA".
Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- **PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE").** Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. **IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT.** For details, please contact your TOSHIBA sales representative or contact us via our website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- **ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.**
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. **TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS**.