


# TCKE1401NM

75 V, 6 A eFuse IC with adjustable Overcurrent Protection

## 1. Description

The TCKE1401NM is a 75 V high input voltage single input-single output eFuse IC. It can be used as a reusable fuse, and includes protection features like adjustable overcurrent limit, adjustable undervoltage lockout and adjustable overvoltage protection by external resistor, short circuit protection, adjustable slew rate control by an external capacitance and thermal shutdown. With low ON resistance of 44.5 mΩ (Typ.) and high output current capability up to 6.0 A characteristics, this device is suitable for protecting the power supply circuit of fan line, storage power supply circuit and Industrial power supply applications, etc. This device is available in a small package VQFN24D (4.0 mm (Typ.) x 4.0 mm (Typ.)).



Weight: 41.9 mg (Typ.)

## 2. Applications


48 to 54 V power line application (AI Server, PLC, Power tools etc.)

## 3. Features

- High input operation voltage:  $V_{IN} = 75 \text{ V}$  (Max)
- Low ON resistance:  $R_{ON} = 44.5 \text{ m}\Omega$  (Typ.)
- Adjustable overcurrent limit by external resistor: 0.82 A to 6.43 A (Typ.)
- Adjustable overvoltage protection by external resistor
- Adjustable undervoltage lockout by external resistor
- Adjustable slew rate control by external capacitance for inrush current reduction
- Reverse current blocking by external MOSFET
- Input reverse polarity protection by external MOSFET
- 2 mode selectable overcurrent fault response between auto-retry and latch-off
- Power good output
- Flag function
- Thermal shutdown
- Small package: VQFN24D (4.0 mm (Typ.) x 4.0 mm (Typ.), t: 0.9 mm (Max)).

Start of commercial production  
2026-07

## 4. Block Diagram



**Figure 4.1 Block Diagram**

Some of the functional blocks, circuits or constants labels in the block diagram may have been omitted or simplified for clarity.

## 5. Pin Assignments (Top view)

\*Center electrode must be connected to GND or Open





Figure 5.1 Pin Assignments

## Top Marking



## 6. Pin Description

**Table 6.1 Pin Description**

| PIN Name | Type (Note 1) | Description                                                                                                                                                                                                                                                                                                                                                                                              |
|----------|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| VIN      | P             | Power input. Input to the power switch.                                                                                                                                                                                                                                                                                                                                                                  |
| VSYS     | P             | Supply input. Input to the supply voltage for the device. When using the external blocking Nch MOSFET, refer to Figure 7.1 and connect VSYS to the source of the MOSFET. If the MOSFET is not used, short VSYS to VIN.                                                                                                                                                                                   |
| BGATE    | O             | Gate drive output for the external blocking Nch MOSFET. When using the MOSFET, refer to Figure 7.1 and connect this pin to the gate of the MOSFET. If the MOSFET is not used, leave this pin open.                                                                                                                                                                                                       |
| DRV      | O             | Driving output for the fast pull-down Nch MOSFET. When using the MOSFET, refer to Figure 7.1 and connect this pin to the gate of the MOSFET. If the MOSFET is not used, leave this pin open.                                                                                                                                                                                                             |
| UVLO     | I             | Undervoltage lockout (UVLO) input. This pin has an adjustable threshold by using external resistor. When this pin voltage falls below the threshold, the internal MOSFET turns off and the FLAG pin outputs at low level. This pin must not be left open. For operation using the internal UVLO threshold, connect this pin directly to GND.                                                             |
| OVP      | I             | Overvoltage protection (OVP) input. This pin has an adjustable threshold by using external resistor. When this pin voltage exceeds the threshold, the internal MOSFET turns off and the FLAG pin outputs at low level. This pin must not be left open. For operation using the internal OVP threshold, connect this pin directly to GND.                                                                 |
| dV/dT    | I/O           | Rise time set input. A capacitor between dV/dT pin and GND sets the slew rate of $V_{OUT}$ when the device turns on.                                                                                                                                                                                                                                                                                     |
| ILIM     | I/O           | Current limit set input. A resistor between ILIM pin and GND sets the current limit.                                                                                                                                                                                                                                                                                                                     |
| MODE     | I             | Mode selection pin for auto-retry or latch-off fault response. Refer to Table 7.1.                                                                                                                                                                                                                                                                                                                       |
| EN       | I             | Enable input. Active-high. If an external control is not used, this pin can be left open. In this case, this pin is internally pulled up. To reset a device that has latched off due to a fault condition, cycle this pin.                                                                                                                                                                               |
| IMON     | O             | Current monitor output. When using the current monitor, connect a resistor between this pin and GND. If the current monitor function is not used, this pin can be left open except $V_{SYS} < 9\text{ V}$ condition.                                                                                                                                                                                     |
| FLAG     | O             | FLAG open-drain output. This pin outputs at low level when a fault is detected. If this pin is not used, connect to GND or leave this pin open.                                                                                                                                                                                                                                                          |
| PGTH     | I             | PGOOD threshold input. This pin must not be left open.                                                                                                                                                                                                                                                                                                                                                   |
| PGOOD    | O             | PGOOD open-drain output. Active-high. When $V_{PGTH}$ exceeds the $V_{PGTHR}$ threshold, this pin outputs at high level, indicating that the output voltage is at a valid level. When $V_{PGTH}$ falls below the $V_{PGTHR}$ threshold, this pin outputs at low level, indicating that the output voltage has not reached a valid level. If this pin is not used, connect to GND or leave this pin open. |
| VOUT     | P             | Output. Output of the power switch.                                                                                                                                                                                                                                                                                                                                                                      |
| DNC      | -             | Do Not Connect pin other than GND. Connect DNC to GND or leave this pin open.                                                                                                                                                                                                                                                                                                                            |

Note 1: I = Input, O = Output, I/O = Input and Output, P = Power

## 7. Functional Description

The TCKE1401NM is a 48 V/ 54 V industrial eFuse IC. The device protects power supplies for all systems and applications operating from 4.7 V to 75 V supplies. It also can protect power supply against reverse current blocking and reverse polarity protection by using an external MOSFET. It also includes a slew-rate control function using external capacitor, allowing controlled V<sub>OUT</sub> ramp-up during hot plug events. Additionally, overcurrent limit, OVP and UVLO can be adjusted using external resistors. The effective load voltage detection threshold can be adjusted using resistors from V<sub>OUT</sub>, PGTH, and GND.

### 7.1. Inrush current reduction

When the output is turned on, an inrush current flows to charge the capacitor connected to the load side. If this current is too large, the overcurrent protection circuit may malfunction, making it impossible to start up.

To prevent this, this function controls the slew rate when the output voltage rises for limiting the inrush current. The output slew rate is determined by an external capacitor connected between the dV/dT pin and ground, allowing the turn-on behavior to be adjusted according to system requirements. The formula 1 and 2 for calculating the inrush current is as follows.

$$I \text{ (A)} = C \times \frac{dV}{dT} \geq I_{\text{INRUSH}} = C_{\text{OUT}} \times \frac{V_{\text{IN}}}{t_{dV/dT}} \quad (1)$$

$$t_{dV/dT} \text{ (s)} = 20.8 \times 10^3 \times V_{\text{IN}} \times C_{dV/dT} \quad (2)$$

### 7.2. Power Good (PGOOD)

The Power Good (PGOOD) function indicates whether the output voltage has reached a valid level. The PGOOD threshold level can be set by external resistors connected between V<sub>OUT</sub>, PGTH, and GND. PGOOD goes high when the internal MOSFET turns on, the output voltage rises, and V<sub>PGTH</sub> exceeds V<sub>PGTHR</sub>. Conversely, PGOOD pin outputs a low level when V<sub>PGTH</sub> falls below V<sub>PGTHF</sub>. PGOOD includes deglitch timing with t<sub>PGOODR</sub> on the rising and t<sub>PGOODF</sub> on the falling. PGOOD is an open-drain output and requires an external pull-up resistor. PGTH can be used to set the UVLO threshold level of the downstream power supply, and PGOOD can also be used for enable/disable control of downstream circuits.

### 7.3. V<sub>OUT</sub> sensing (PGTH)

The PGTH pin is a threshold input pin for output voltage monitoring. By connecting a resistor voltage divider from V<sub>OUT</sub> to the PGTH pin, you can set the voltage level at which the output is considered "Power Good."

When recovering from a fault condition such as OVP or UVLO, the device selects whether to turn on with a fast slew rate or in dV/dT mode based on the V<sub>PGTH</sub> value. This allows the device to distinguish between actual fault conditions and transient events and control the turn-on timing accordingly.

If the V<sub>PGTH</sub> level exceeds V<sub>PGTHF</sub> at the time of fault recovery, the device turns on with a fast slew rate after t<sub>OVP\_fast</sub> has elapsed, regardless of the C<sub>dV/dT</sub> value. This fast slew rate function becomes active approximately 500 μs after the device turns on.

If the V<sub>PGTH</sub> level is below V<sub>PGTHF</sub> at the time of fault recovery, the device turns on in dV/dT mode. In this case, the slew rate is determined by the capacitor connected to the dV/dT pin.

The fast turn-on feature can be disabled by connecting PGTH to GND. In this case, the PGOOD pin output remains in the low level.

## 7.4. Undervoltage lockout (UVLO)

The device has adjustable undervoltage lockout (UVLO). When the voltage at UVLO pin falls below  $V_{UVLOF}$  during input undervoltage fault, the internal MOSFET turns off and the FLAG pin outputs a low level after 0.33  $\mu$ s (Typ.). The UVLO comparator has a hysteresis of 70 mV (Typ.). To set the input UVLO threshold, connect a divider resistor from VIN supply to UVLO pin to GND as shown in the application circuit example (Figure 12.1). The device also has 14.84 V (Typ.) fixed threshold ( $V_{SYS\_UVLO}$ ) with 980 mV (Typ.) hysteresis. This feature can be enabled by connecting the UVLO pin directly to the GND pin. If the undervoltage lockout function is not needed, the UVLO pin can be connected to the VSYS pin. In this case, design the circuit with sufficient consideration of the UVLO pin rating: -0.3 V (min). UVLO pin must not be left open. If reverse polarity protection is required, connect a minimum of 300 k $\Omega$  resistor between UVLO and VSYS. The formula 3 and 4 calculating for the UVLO setpoint voltage based on Figure 12.1 is as follows.

$$V_{IN\_UVLOF} = \frac{R1 + R2 + R3}{R2 + R3} \times V_{UVLOF} \quad (3)$$

$$V_{IN\_UVLOR} = \frac{R1 + R2 + R3}{R2 + R3} \times V_{UVLOR} \quad (4)$$

$V_{IN\_UVLOF}$ : Input voltage at UVLO falling.

$V_{UVLOF}$ : 1.12 V (Typ.).

$V_{IN\_UVLOR}$ : Input voltage at UVLO rising.

$V_{UVLOR}$ : 1.19 V (Typ.).

R1, R2 and R3: Voltage divider resistor value.

## 7.5. Overvoltage protection (OVP)

The device has adjustable overvoltage protection (OVP). A voltage more than  $V_{OVPR}$  on OVP pin turns off the internal MOSFET and protects the downstream load. To set the OVP threshold externally, connect a divider resistor from VSYS supply to OVP pin to GND as shown in the application circuit example (Figure 12.1). The device also has 35.72 V (Typ.) fixed threshold ( $V_{SYS\_OVP}$ ) with a 380 mV (Typ.) hysteresis. This feature can be enabled by connecting the OVP pin directly to the GND pin. OVP pin must not be left open. The formula 5 and 6 for calculating the OVP setpoint voltage based on Figure 12.1 is as follows.

$$V_{IN\_OVPR} = \frac{R1 + R2 + R3}{R3} \times V_{OVPR} \quad (5)$$

$$V_{IN\_OVPF} = \frac{R1 + R2 + R3}{R3} \times V_{OVPF} \quad (6)$$

$V_{IN\_OVPR}$ : Input voltage at OVP rising.

$V_{OVPR}$ : 1.233 V (Typ.).

$V_{IN\_OVPF}$ : Input voltage at OVP falling.

$V_{OVPF}$ : 1.15 V (Typ.).

R1, R2 and R3: Voltage divider resistor value.

Upon entering overvoltage protection, the FLAG pin outputs a low level after 0.74  $\mu$ s (Typ.) and remains low level until the overvoltage protection is released.


## 7.6. Input reverse polarity protection (BGATE, DRV)

The input reverse polarity protection function protects the load when the input power supply is connected in reverse. If this protection is used, the external blocking Nch MOSFET (Q1) and the fast pull-down Nch MOSFET (Q2) must be connected, as shown in Figure 7.1. In this configuration, Q1 and the device are connected back-to-back on the power line, and Q2 operates as a pull-down switch for Q1. During normal operation, the gate drive voltage ( $V_{BGATE}$ ) is supplied from the BGATE pin to turn on Q1.

Q2 is used as a high-speed pull-down switch, and during protection operation, it pulls down the gate voltage of Q1 to turn it off. For Q2, use an Nch MOSFET with a maximum  $V_{DS} \geq 15$  V, a maximum  $V_{GS} = 20$  V,  $C_{iss} \leq 50$  pF, and a gate drive voltage of 3 V or less.

When selecting the Nch MOSFETs, refer to the electrical characteristics of the BGATE and DRV pins.

If reverse polarity protection and reverse current blocking are not required, connect VSYS pin and VIN pin, and leave the BGATE and DRV pins open, as shown in Figure 7.1. (Right)



**Figure 7.1 Circuit diagram for input reverse polarity protection and reverse current blocking (Left) And circuit diagram without these protections (Right).**

## 7.7. Reverse current blocking

This device has true reverse current blocking using the external blocking Nch MOSFET Q1. When  $V_{SYS} - V_{OUT}$  falls below reverse current blocking voltage threshold ( $V_{RB}$ ), Q1 is turned off. The total time for Q1 to turn off under this condition is  $t_{RCB\_fast} + t_{Driver}$ . The formula 7 for calculating the  $t_{Driver}$  is as follows.

$$t_{Driver} = R_{DS(ON)(Q2)} \times C_{iss(Q1)} \times \ln \frac{V_{GTH(Q1)}}{V_{BGATE}} \quad (7)$$

$R_{DS(ON)(Q2)}$ : On resistance of the fast pull-down Nch MOSFET Q2

$C_{iss(Q1)}$ : Input capacitance of Q1

$V_{GTH(Q1)}$ : Gate threshold voltage of Q1

$V_{BGATE}$ : 10 V (Typ.)

Q1 turns on when the forward differential voltage  $V_{SYS} - V_{OUT}$  exceeds  $V_{RBR}$ . The greater the difference in  $V_{SYS} - V_{OUT}$ , the faster the turn-off time  $t_{RCB}$  becomes.

## 7.8. Overcurrent protection (OCP)

The overcurrent limit function prevents damage to the IC and load by suppressing power consumption in the fault event during start-up and normal operation. The formula 8 for the current limit setting as follows.

$$I_{LIM} = \frac{18.9}{R_{LIM}} + 0.13 \quad (8)$$

$I_{LIM}$ : The overcurrent limit (A)

$R_{LIM}$ : The current limit resistor (k $\Omega$ )

If the load current exceeds the programmed current limit,  $I_{LIM}$ , the device regulates the current through it at  $I_{LIM}$ , eventually reducing the output voltage. The power dissipation across the device during this operation is  $(V_{IN} - V_{OUT}) \times I_{LIM}$ , and this can heat up the device and eventually enter into thermal shutdown. The maximum duration for the overcurrent through the internal MOSFET ( $t_{CL\_PLIM}$ ) is 160 ms (Typ.). If the thermal shutdown occurs before this time, the internal MOSFET turns off and the fault response (auto-retry or latch-off) depends on the MODE pin state in Table 7.1.

## 7.9. Short circuit protection

To respond to the rapid increase in current caused by an output short circuit, the device has a fast-trip comparator. This comparator is designed for fast turn off  $t_{SCP} = 1 \mu s$  (Typ.) with  $I_{SCP} = 45 A$  (Typ.) of the internal MOSFET during an output short-circuit event. The fast-trip threshold is internally set to  $I_{FASTTRIP}$ . The fast-trip circuit holds the internal MOSFET off for only a few microseconds, after which the device turns back on slowly, it transitions to OCP operation under  $I_{LIM}$  limiting.

This behavior is achieved by controlling the turn off time of the internal MOSFET based on the overcurrent level,  $I_{FASTTRIP}$ , through the device. The higher the overcurrent, the faster the turn off time,  $t_{FASTTRIP}$ . At overcurrent level in the range of  $I_{FASTTRIP} < I_{OUT} < I_{SCP}$ , the fast-trip comparator response is 3  $\mu s$  (Typ.).

## 7.10. Output current monitor (IMON)

The IMON pin is the output current monitor as an analog voltage. The current source at the IMON pin is proportional to the current flowing from  $V_{IN}$  to  $V_{OUT}$ . This current is converted to a voltage by the resistor  $R_{IMON}$  connected from the IMON pin to the GND pin. The maximum voltage for current monitoring ( $V_{IMON \max}$ ) is limited to 4 V ( $9 V \leq V_{SYS} = V_{IN}$ ) or 2 V ( $V_{SYS} = V_{IN} < 9 V$ ). The formula 9 for calculating the  $R_{IMON}$  value to ensure  $V_{IMON \max}$  is not exceeded is as follows. A capacitor must not connect to the IMON pin, as it will degrade the current monitor tracking performance. If the output current monitor is not used, the IMON pin can be left open except  $V_{SYS} < 9 V$  condition.

$$V_{IMON} = [I_{OUT} \times G_{IMON}] \times R_{IMON} \quad (9)$$

$G_{IMON}$ : The gain factor  $I_{MON} / I_{OUT} = 27.9 \mu A/A$  (Typ.)

$I_{OUT}$ : Output current

### 7.11. FAULT response (FLAG)

The FLAG pin outputs a low level when this device detects fault conditions such as undervoltage lockout, overvoltage protection, overcurrent protection, reverse current blocking, ILIM pin short, and thermal shutdown. An internal deglitch circuit is implemented to prevent false triggering during fault conditions. The FLAG pin can be left open or connected to GND when not used.

### 7.12. VSYS, VIN and GND pins

Connect a capacitor between VSYS and GND to stable the Vsys supply.

When using reverse polarity protection and reverse current blocking, connect external MOSFETs Q1 and Q2. Refer to Figure 7.1 for the connection method.

### 7.13. Thermal shutdown (TSD)

The overheat protection function (thermal shutdown) stops IC operation and transitions to the shutdown state when the junction temperature ( $T_j$ ) of the device exceeds the set value due to continuously high current output. After the thermal shutdown event, depending on the mode of fault response (auto-retry or latch-off) mentioned as per Table 7.1, the device either latches off or initiates an auto-retry cycle of  $t_{TSD\_retry} = 330$  ms (Typ.) after  $T_j < 140^\circ\text{C}$  (Typ.).

### 7.14. External control (EN)

The EN pin is used to input an external control signal. When this pin is left open, it is internally pulled up to a high level. To set the EN pin to a low level, it must be below 0.8 V. When an external signal is applied to set the EN pin high, the voltage must be 2 V or higher.

### 7.15. Mode pin setting

The device can change the fault response depending on the MODE pin state. Refer to Table 7.1 for the MODE pin state.

**Table 7.1 Fault response setting**

| MODE pin state | Fault response                                                                                   |
|----------------|--------------------------------------------------------------------------------------------------|
| Open           | Latch-off mode. To reset, it is necessary to restart EN and VSYS or recover from UVLO condition. |
| Shorted to GND | Auto-retry mode with $t_{TSD\_retry}$ .                                                          |

## 8. Absolute Maximum Ratings

Table 8.1 Absolute Maximum Ratings (Note 2)

( $T_a = 25\text{ }^{\circ}\text{C}$  unless otherwise specified)

| Characteristics                                            |                       | Symbol                                 | Rating             | Unit |
|------------------------------------------------------------|-----------------------|----------------------------------------|--------------------|------|
| VSYS                                                       |                       | VSYS                                   | -80 to 80          | V    |
| VIN, VOUT, UVLO, FLAG, PGOOD, PGTH                         |                       | VIN, VOUT, VUVLO, VFLAG, VPGOOD, VPGTH | -0.3 to 80         | V    |
| VSYS – VOUT with the external blocking MOSFET (10ms Pulse) |                       | VSYS - VOUT                            | -85 (Min)          | V    |
| BGATE                                                      |                       | VBGATE                                 | -80 to 94          | V    |
| BGATE - VSYS                                               |                       | VBGATE - VSYS                          | -0.3 to 14         | V    |
| DRV                                                        |                       | VDRV                                   | -80 to 85          | V    |
| DRV - VSYS                                                 |                       | VDRV - VSYS                            | -0.3 to 6          | V    |
| OVP, dV/dT, IMON, MODE, EN, ILIM                           |                       | VOVP, VdV/dT, VIMON, VMODE, VEN        | -0.3 to 6          | V    |
|                                                            |                       | VILIM                                  | Internally limited | V    |
| Sink current                                               | FLAG, dV/dT, PGOOD    | IFLAG, IdV/dT, IPGOOD                  | 0 to 10            | mA   |
| Source current                                             | dV/dT, ILIM, MODE, EN | IdV/dT, ILIM, IMODE, IEN               | Internally limited | A    |
| Power dissipation                                          |                       | PD                                     | 2.2 (Note 3)       | W    |
| Junction temperature                                       |                       | Tj                                     | -40 to 150         | °C   |
| Storage temperature                                        |                       | Tstg                                   | -55 to 150         | °C   |

Note 2: Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings. Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook (“Handling Precautions”/“Derating Concept and Methods”) and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Note 3: Rating at mounting on a board: FR4 board. (76.2 mm × 114.3 mm × 1.6 mm, 4 layer)

## 9. Operating Ranges

**Table 9.1 Operating Ranges**

| Characteristics                | Symbol                                    | Ranges                             |        | Unit               |
|--------------------------------|-------------------------------------------|------------------------------------|--------|--------------------|
| Input voltage                  | $V_{SYS}, V_{IN}$                         | 4.7 to 75                          |        | V                  |
| UVLO, FLAG, PGOOD, PGTH        | $V_{UVLO}, V_{FLAG}, V_{PGOOD}, V_{PGTH}$ | 0 to 75                            |        | V                  |
| OVP, MODE                      | $V_{OVP}, V_{MODE}$                       | 0 to 4                             |        | V                  |
| IMON                           | $V_{IMON}$                                | $9\text{ V} \leq V_{SYS} = V_{IN}$ | 0 to 4 | V                  |
|                                |                                           | $V_{SYS} = V_{IN} < 9\text{ V}$    | 0 to 2 | V                  |
| dV/dT                          | $V_{dV/dT}$                               | 0 to 3                             |        | V                  |
| EN pin voltage                 | $V_{EN}$                                  | 0 to 5                             |        | V                  |
| ILIM External resistance       | $R_{ILIM}$                                | 3 to 30                            |        | k $\Omega$         |
| IMON External resistance       | $R_{IMON}$                                | 1 (Min) (Note 4)                   |        | k $\Omega$         |
| Input external capacitance     | $C_{V_{SYS}}, C_{IN}$                     | 0.1 (Min)                          |        | $\mu\text{F}$      |
| Operation junction temperature | $T_{j\_opr}$                              | -40 to 125                         |        | $^{\circ}\text{C}$ |
| dV/dT external capacitance     | $C_{dV/dT}$                               | 10 (Min)                           |        | nF                 |

Note 4: Please refer to Current monitor gain ( $G_{IMON}$ ) and use it within  $V_{IMON}$  operating range.

## 10. Electrical Characteristics

Table 10.1 DC Characteristics (1)

(Unless otherwise specified,  $T_a = -40\text{ }^{\circ}\text{C}$  to  $125\text{ }^{\circ}\text{C}$ ,  $4.7\text{ V} \leq V_{\text{SYS}} = V_{\text{IN}} \leq 75\text{ V}$ ,  $V_{\text{EN}} = 2\text{ V}$ ,  $R_{\text{ILIM}} = 30\text{ k}\Omega$ )

| Characteristics                                               | Symbol                | Test Condition                                                           | T <sub>a</sub> = 25 °C     |                        |      | T <sub>a</sub> = -40 to 125 °C<br>(Note 6) |       | Unit |   |
|---------------------------------------------------------------|-----------------------|--------------------------------------------------------------------------|----------------------------|------------------------|------|--------------------------------------------|-------|------|---|
|                                                               |                       |                                                                          | Min                        | Typ.                   | Max  | Min                                        | Max   |      |   |
| Basic operation                                               |                       |                                                                          |                            |                        |      |                                            |       |      |   |
| On resistance (Note 5)                                        | R <sub>ON</sub>       | 0.6 A ≤ I <sub>OUT</sub> ≤ 6 A                                           | —                          | 44.5                   | —    | —                                          | 80    | mΩ   |   |
| Quiescent current (ON state)                                  | I <sub>Q</sub>        | V <sub>EN</sub> = 2 V                                                    | —                          | 0.5                    | —    | —                                          | 1.2   | mA   |   |
| Quiescent current (OFF state)                                 | I <sub>Q</sub> (OFF)  | V <sub>EN</sub> = 0 V                                                    | —                          | 41                     | —    | —                                          | 79    | μA   |   |
| Ground current during reverse polarity                        | I <sub>GND</sub>      | V <sub>SYS</sub> = -24 V, V <sub>IN</sub> = Open, V <sub>OUT</sub> = 0 V | —                          | 144                    | —    | —                                          | 200   | μA   |   |
| UVLO                                                          |                       |                                                                          |                            |                        |      |                                            |       |      |   |
| Fixed V <sub>SYS</sub> undervoltage lockout (UVLO) threshold  | V <sub>SYS_UVLO</sub> | V <sub>SYS</sub> rising, V <sub>UVLO</sub> = 0 V                         | —                          | 15.82                  | —    | 14.61                                      | 23.62 | V    |   |
|                                                               |                       | V <sub>SYS</sub> falling, V <sub>UVLO</sub> = 0 V                        | —                          | 14.84                  | —    | 13.45                                      | 22.23 | V    |   |
| Undervoltage lockout threshold                                | V <sub>UVLOR</sub>    | Rising                                                                   | —                          | 1.19                   | —    | 1.142                                      | 1.224 | V    |   |
|                                                               | V <sub>UVLOF</sub>    | Falling                                                                  | —                          | 1.12                   | —    | 1.039                                      | 1.15  | V    |   |
| Internal UVLO select threshold                                | V <sub>SEL_UVLO</sub> |                                                                          | —                          | 213                    | —    | 153.2                                      | 272.8 | mV   |   |
| UVLO leak current                                             | I <sub>UVLO</sub>     | 0 V ≤ V <sub>UVLO</sub> ≤ 75 V                                           | —                          | 8                      | —    | -320                                       | 320   | nA   |   |
| OVP                                                           |                       |                                                                          |                            |                        |      |                                            |       |      |   |
| Fixed V <sub>SYS</sub> overvoltage protection (OVP) threshold | V <sub>SYS_OVP</sub>  | V <sub>SYS</sub> rising, V <sub>OVP</sub> = 0 V                          | —                          | 35.72                  | —    | 33.11                                      | 45.93 | V    |   |
|                                                               |                       | V <sub>SYS</sub> falling, V <sub>OVP</sub> = 0 V                         | —                          | 35.34                  | —    | 32.74                                      | 45.46 | V    |   |
| Overvoltage protection threshold                              | V <sub>OVPR</sub>     | Rising                                                                   | —                          | 1.233                  | —    | 1.18                                       | 1.298 | V    |   |
|                                                               | V <sub>OVPF</sub>     | Falling                                                                  | —                          | 1.15                   | —    | 1.09                                       | 1.187 | V    |   |
| Internal OVP select threshold                                 | V <sub>SEL_OVP</sub>  |                                                                          | —                          | 216                    | —    | 167                                        | 265   | mV   |   |
| OVP leak current                                              | I <sub>OVP</sub>      | 0 V ≤ V <sub>OVP</sub> ≤ 4 V                                             | —                          | 0                      | —    | -320                                       | 320   | nA   |   |
| ILIM (Note 7)                                                 |                       |                                                                          |                            |                        |      |                                            |       |      |   |
| Overcurrent limit (Note 5)                                    | I <sub>LIM</sub>      | V <sub>IN</sub> – V <sub>OUT</sub> = 1 V                                 | R <sub>LIM</sub> = 30 kΩ   | —                      | 0.82 | —                                          | 0.54  | 1.10 | A |
|                                                               |                       |                                                                          | R <sub>LIM</sub> = 9 kΩ    | —                      | 2.21 | —                                          | 1.84  | 2.59 | A |
|                                                               |                       |                                                                          | R <sub>LIM</sub> = 4.02 kΩ | —                      | 4.83 | —                                          | 4.18  | 5.47 | A |
|                                                               |                       |                                                                          | R <sub>LIM</sub> = 3 kΩ    | —                      | 6.43 | —                                          | 5.58  | 7.28 | A |
| Fast trip comparator level                                    | I <sub>FASTTRIP</sub> |                                                                          | —                          | I <sub>LIM</sub> × 2.0 | —    | —                                          | —     | A    |   |
| Short circuit protect current                                 | I <sub>SCP</sub>      | 4.7 V ≤ V <sub>SYS</sub> = V <sub>IN</sub> ≤ 75 V                        | —                          | 45                     | —    | —                                          | —     | A    |   |

Note 5: Pulsed testing techniques used during this test maintain junction temperature approximately equal to ambient temperature.

Note 6: This parameter is warranted by design.

Note 7:  $R_{\text{IMON}}$  pin can be left open when the IMON function is not used, except  $V_{\text{SYS}} < 9\text{ V}$  ( $1\text{ k}\Omega \leq R_{\text{IMON}} \leq 10\text{ k}\Omega$ ).

Table 10.2 DC Characteristics (2)

(Unless otherwise specified,  $T_a = -40\text{ }^{\circ}\text{C}$  to  $125\text{ }^{\circ}\text{C}$ ,  $4.7\text{ V} \leq V_{\text{SYS}} = V_{\text{IN}} \leq 75\text{ V}$ ,  $V_{\text{EN}} = 2\text{ V}$ ,  $R_{\text{LIM}} = 30\text{ k}\Omega$ )

| Characteristics                                    | Symbol  | Test Condition            | Ta = 25 °C |              |     | Ta = -40 to 125 °C<br>(Note 6) |              | Unit |
|----------------------------------------------------|---------|---------------------------|------------|--------------|-----|--------------------------------|--------------|------|
|                                                    |         |                           | Min        | Typ.         | Max | Min                            | Max          |      |
| BGATE                                              |         |                           |            |              |     |                                |              |      |
| BGATE output voltage                               | VBGATE  |                           | —          | VSYS<br>+10  | —   | VSYS<br>+8                     | VSYS<br>+14  | V    |
| BGATE charging current                             | IBGATE  | VBGATE – VSYS = 1 V       | —          | 22           | —   | 16                             | 25           | µA   |
| BGATE pulldown resistance (Note 8)                 | RBGATE  |                           | —          | —            | —   | —                              | 16           | MΩ   |
| DRV                                                |         |                           |            |              |     |                                |              |      |
| DRV output voltage                                 | VDRV    | CDRV ≤ 50 pF              | —          | VSYS<br>+4.5 | —   | VSYS<br>+3.0                   | VSYS<br>+5.2 | V    |
| Reverse current protection                         |         |                           |            |              |     |                                |              |      |
| Reverse current blocking voltage threshold         | VRB     | VSYS – VOUT               | —          | -15          | —   | -45                            | -3           | mV   |
| Reverse current blocking release voltage threshold | VRBR    | VSYS – VOUT               | —          | 61           | —   | 28                             | 82           | mV   |
| Reverse current blocking leak current              | IRB     | VSYS = 0 V, VOUT = 24V    | —          | —            | —   | -100                           | —            | µA   |
| dV/dT                                              |         |                           |            |              |     |                                |              |      |
| dVdT charging current                              | IdV/dT  | VdV/dT = 0 V              | —          | 1.5          | —   | 1.33                           | 1.67         | µA   |
| dVdT to VOUT gain (VOUT/VdV/dT)                    | GdV/dT  |                           | —          | 32           | —   | 30                             | 34           | V/V  |
| dVdT maximum capacitor voltage                     | VdV/dT  |                           | —          | 3.0          | —   | 2.8                            | 3.2          | V    |
| dVdT discharging resistance                        | RdV/dT  |                           | —          | 5.5          | —   | 2.2                            | 22.7         | Ω    |
| EN                                                 |         |                           |            |              |     |                                |              |      |
| EN voltage (ON)                                    | VEN_ON  |                           | —          | —            | —   | 2                              | 5            | V    |
| EN voltage (OFF)                                   | VEN_OFF |                           | —          | —            | —   | 0                              | 0.8          | V    |
| EN pullup voltage                                  | VENUP   | IEN = -20 nA              | —          | 3.2          | —   | 2                              | 4.6          | V    |
| EN leak current                                    | IEN     | VEN = 0 V                 | —          | —            | —   | -10                            | —            | µA   |
| IMON                                               |         |                           |            |              |     |                                |              |      |
| Current monitor gain (IMON/IOUT)                   | GIMON   | 0.6 A ≤ IOUT < 1 A < ILIM | —          | 27.9         | —   | 17.58                          | 38.22        | µA/A |
|                                                    |         | 1 A ≤ IOUT < 2 A < ILIM   | —          | 27.9         | —   | 22.3                           | 33.5         | µA/A |
|                                                    |         | 2 A ≤ IOUT < 4.5 A < ILIM | —          | 27.9         | —   | 23.9                           | 31.9         | µA/A |
|                                                    |         | 4.5 A ≤ IOUT < 6 A < ILIM | —          | 27.9         | —   | 24.4                           | 31.4         | µA/A |
|                                                    |         | 6 A ≤ IOUT < ILIM         | —          | 27.9         | —   | 25.0                           | 30.8         | µA/A |
| FLAG                                               |         |                           |            |              |     |                                |              |      |
| FLAG pin pulldown resistance                       | RFLAG   | IFLAG = 1 mA, FLAG = L    | —          | 16           | —   | 5                              | 40           | Ω    |
| FLAG leak current                                  | IFLAG   | 0 V ≤ VFLAG ≤ 75 V        | —          | 6            | —   | -320                           | 320          | nA   |
| PGOOD                                              |         |                           |            |              |     |                                |              |      |
| PGOOD pin pulldown resistance                      | RPGOOD  | IPGOOD = 1 mA, PGOOD = L  | —          | 16           | —   | 5                              | 40           | Ω    |
| PGOOD leak current                                 | IPGOOD  | 0 V ≤ VPGOOD ≤ 75 V       | —          | —            | —   | -320                           | 320          | nA   |
| PGTH                                               |         |                           |            |              |     |                                |              |      |
| PGTH threshold voltage rising                      | VPGTHR  |                           | —          | 1.17         | —   | 1.13                           | 1.22         | V    |
| PGTH threshold voltage falling                     | VPGTHF  |                           | —          | 1.11         | —   | 1.06                           | 1.15         | V    |
| PGTH leak current                                  | IPGTH   | 0 V ≤ VPGTH ≤ 75 V        | —          | —            | —   | -320                           | 320          | nA   |
| Thermal shutdown Protection (Note 8)               |         |                           |            |              |     |                                |              |      |
| Thermal shutdown threshold                         | TSD     | Tj                        | —          | 165          | —   | —                              | —            | °C   |
| Thermal shutdown hysteresis                        | TSDH    | Tj                        | —          | 20           | —   | —                              | —            | °C   |

Note 6: This parameter is warranted by design.

Note 8: This parameter is reference only.

Table 10.3 AC Characteristics (1)

(Unless otherwise specified,  $T_a = -40\text{ }^{\circ}\text{C}$  to  $125\text{ }^{\circ}\text{C}$ ,  $4.7\text{ V} \leq V_{\text{SYS}} = V_{\text{IN}} \leq 75\text{ V}$ ,  $R_{\text{LIM}} = 30\text{ k}\Omega$ ,  $V_{\text{EN}} = 2\text{ V}$ ,  $C_{\text{OUT}} = 1\text{ }\mu\text{F}$ )

| Characteristics                   | Symbol                     | Test Condition                                                                                                                                                                | T <sub>a</sub> = -40 to 125 °C<br>(Note 6) |                                 |     | Unit |     |    |
|-----------------------------------|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------|---------------------------------|-----|------|-----|----|
|                                   |                            |                                                                                                                                                                               | Min                                        | Typ.                            | Max |      |     |    |
| UVLO switch turn on delay         | UVLO_ t <sub>on</sub>      | UVLO = H (100 mV above V <sub>UVLOR</sub> ) to V <sub>OUT</sub> = 100 mV with V <sub>PGTH</sub> < V <sub>PGTHF</sub> , C <sub>dV/dT</sub> ≥ 10 nF, [C <sub>dV/dT</sub> in nF] | —                                          | 220 + 14.5 × C <sub>dV/dT</sub> | —   | μs   |     |    |
| UVLO switch turn on delay (fast)  | UVLO_ t <sub>on_fast</sub> | UVLO = H (100 mV above V <sub>UVLOR</sub> ) to MOSFET ON with V <sub>PGTH</sub> > V <sub>PGTHF</sub>                                                                          | —                                          | 195                             | 410 | μs   |     |    |
| UVLO switch turnoff delay         | UVLO_ t <sub>off</sub>     | UVLO = L (20 mV below V <sub>UVLOF</sub> ) to FLAG = L                                                                                                                        | —                                          | 0.33                            | 3   | μs   |     |    |
| UVLO to fault de-assertion delay  | UVLO_ t <sub>FLAG</sub>    | UVLO = H to FLAG = H delay                                                                                                                                                    | 382                                        | 580                             | 772 | μs   |     |    |
| OVP switch turn off delay         | OVP_ t <sub>off</sub>      | OVP = H (20 mV above V <sub>OVPR</sub> ) to FLAG = L                                                                                                                          | —                                          | 0.74                            | 3   | μs   |     |    |
| OVP switch turn on delay (fast)   | OVP_ t <sub>on_fast</sub>  | OVP = L (100 mV below V <sub>OVPF</sub> ) to MOSFET ON with V <sub>PGTH</sub> > V <sub>PGTHF</sub>                                                                            | —                                          | 165                             | 374 | μs   |     |    |
| OVP switch disable delay          | OVP_ t <sub>on</sub>       | OVP = L (100 mV below V <sub>OVPF</sub> ) to MOSFET ON with V <sub>PGTH</sub> < V <sub>PGTHF</sub> , C <sub>dV/dT</sub> ≥ 10 nF, [C <sub>dV/dT</sub> in nF]                   | —                                          | 190 + 14.5 × C <sub>dV/dT</sub> | —   | μs   |     |    |
| Shutdown delay                    | t <sub>Shutdown</sub>      | V <sub>EN</sub> = L (below V <sub>EN_OFF</sub> ) to MOSFET OFF, V <sub>IN</sub> = 48 V                                                                                        | 0.35                                       | 0.64                            | 2   | μs   |     |    |
| Fast trip response time           | t <sub>FASTTRIP</sub>      | I <sub>FASTTRIP</sub> < I <sub>OUT</sub> = I <sub>LIM</sub> × 3 < I <sub>SCP</sub> ,<br>I <sub>OUT</sub> > I <sub>LIM</sub> × 2 to I <sub>OUT</sub> = I <sub>LIM</sub> × 1    | 3 kΩ ≤ R <sub>LIM</sub> ≤ 6 kΩ             | V <sub>IN</sub> = 24 V          | —   | 3    | 5.2 | μs |
|                                   |                            |                                                                                                                                                                               |                                            | V <sub>IN</sub> = 48 V          | —   | 3    | 5.2 | μs |
|                                   |                            | 6 kΩ < R <sub>LIM</sub> ≤ 30 kΩ                                                                                                                                               | V <sub>IN</sub> = 24 V                     | —                               | 4   | 8    | μs  |    |
|                                   |                            |                                                                                                                                                                               | V <sub>IN</sub> = 48 V                     | —                               | 4   | 8    | μs  |    |
|                                   |                            | t <sub>SCP</sub>                                                                                                                                                              | I <sub>SCP</sub> < I <sub>OUT</sub>        | —                               | 1   | —    | μs  |    |
| Current limit response time       | t <sub>LIM</sub>           | T <sub>a</sub> =25 °C, I <sub>LIM</sub> (Typ.) × 1.4 < I <sub>OUT</sub> < I <sub>FASTTRIP</sub>                                                                               | —                                          | 100                             | 150 | μs   |     |    |
| Maximum duration in current limit | t <sub>CL_PLIM</sub>       |                                                                                                                                                                               | 130                                        | 160                             | 190 | ms   |     |    |
| FLAG delay in current limit       | t <sub>CL_PLIM_FLAG</sub>  | I <sub>LIM</sub> (Typ.) × 1.4 < I <sub>OUT</sub> < I <sub>FASTTRIP</sub>                                                                                                      | 12 V ≤ V <sub>IN</sub> ≤ 75 V              | 1.0                             | 1.9 | 3.5  | ms  |    |
|                                   |                            |                                                                                                                                                                               | 4.7 V ≤ V <sub>IN</sub> < 12 V             | 1.0                             | 2.2 | 5    | ms  |    |

Note 6: This parameter is warranted by design.

Table 10.4 AC Characteristics (2)

(Unless otherwise specified,  $T_a = -40\text{ }^{\circ}\text{C}$  to  $125\text{ }^{\circ}\text{C}$ ,  $4.7\text{ V} \leq V_{\text{SYS}} = V_{\text{IN}} \leq 75\text{ V}$ ,  $R_{\text{LIM}} = 30\text{ k}\Omega$ ,  $V_{\text{EN}} = 2\text{ V}$ ,  $C_{\text{OUT}} = 1\text{ }\mu\text{F}$ )

| Characteristics                                         | Symbol                  | Test Condition                                                                                                                                                                                                                                                                                                                       | $T_a = -40\text{ to }125\text{ }^{\circ}\text{C}$<br>(Note 6) |                                      |       | Unit          |
|---------------------------------------------------------|-------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------|--------------------------------------|-------|---------------|
|                                                         |                         |                                                                                                                                                                                                                                                                                                                                      | Min                                                           | Typ.                                 | Max   |               |
| Retry delay in TSD                                      | $t_{\text{TSD\_retry}}$ | MODE = GND                                                                                                                                                                                                                                                                                                                           | 230                                                           | 330                                  | 430   | ms            |
| IC startup time                                         | $t_{\text{start}}$      | $V_{\text{SYS}} = V_{\text{IN}} = 4.7\text{ V} \times 90\%$ to $V_{\text{OUT}} = 4.7\text{ V} \times 50\%$ during a ramp-up to $\geq 4.7\text{ V}$ , $V_{\text{EN}} = \text{H}$ (above $V_{\text{EN\_ON}}$ ), $\text{UVLO} = \text{H}$ (100 mV above $V_{\text{UVLOR}}$ ), $\text{OVP} = \text{L}$ (100 mV below $V_{\text{OVPF}}$ ) | —                                                             | $291 + 57.5 \times C_{\text{dV/dT}}$ | —     | $\mu\text{s}$ |
| $V_{\text{OUT}}$ rise time (10% to 90%)                 | $t_{\text{r}}$          | $C_{\text{dV/dT}} = \text{OPEN}$ $V_{\text{IN}} = 24\text{ V}$                                                                                                                                                                                                                                                                       | 450                                                           | 595                                  | 800   | $\mu\text{s}$ |
|                                                         |                         | $C_{\text{dV/dT}} = 22\text{ nF}$ $V_{\text{IN}} = 24\text{ V}$                                                                                                                                                                                                                                                                      | 6.68                                                          | 8.35                                 | 11.69 | ms            |
| PGOOD delay (deglitch) time                             | $t_{\text{PGOODR}}$     | Rising edge                                                                                                                                                                                                                                                                                                                          | 0.89                                                          | 1.3                                  | 1.8   | ms            |
|                                                         | $t_{\text{PGOODF}}$     | Falling edge, $\text{PGTH} = \text{L}$ (10mV below $V_{\text{PGTHF}}$ )                                                                                                                                                                                                                                                              | 1.3                                                           | 2.5                                  | 4.0   | $\mu\text{s}$ |
| Reverse protection comparator detection delay (reverse) | $t_{\text{RCB\_fast}}$  | $(V_{\text{SYS}} - V_{\text{OUT}})\downarrow$ (1 V overdrive below $V_{\text{RB}}$ ) to $V_{\text{DRV}} - V_{\text{SYS}} = 3\text{ V}$                                                                                                                                                                                               | —                                                             | 1.4                                  | 3.0   | $\mu\text{s}$ |
|                                                         | $t_{\text{RCB}}$        | $(V_{\text{SYS}} - V_{\text{OUT}})\downarrow$ (10 mV overdrive below $V_{\text{RB}}$ ) to $V_{\text{DRV}} - V_{\text{SYS}} = 3\text{ V}$                                                                                                                                                                                             | —                                                             | 2.3                                  | 7     | $\mu\text{s}$ |
| Fault assertion delay in Reverse current blocking       | $t_{\text{RCB\_FLAG}}$  | $(V_{\text{SYS}} - V_{\text{OUT}})\downarrow$ (10 mV overdrive below $V_{\text{RB}}$ ) to $\text{FLAG} = \text{L}$                                                                                                                                                                                                                   | 368                                                           | 550                                  | 743   | $\mu\text{s}$ |
| Reverse protection comparator detection delay (forward) | $t_{\text{FWD\_FLAG}}$  | $(V_{\text{SYS}} - V_{\text{OUT}})\uparrow$ (10 mV overdrive above $V_{\text{RBR}}$ ) to $(V_{\text{BGATE}} - V_{\text{SYS}}) = 5\text{ V}$ , $C_{\text{BGATE}} - V_{\text{SYS}} = 3.6\text{ nF}$                                                                                                                                    | 0.45                                                          | 1.8                                  | 3.33  | ms            |
| Fault de-assertion delay                                |                         | $(V_{\text{SYS}} - V_{\text{OUT}})\uparrow$ (10 mV overdrive above $V_{\text{RBR}}$ ) to $\text{FLAG} = \text{H}$                                                                                                                                                                                                                    | 457                                                           | 690                                  | 923   | $\mu\text{s}$ |

Note 6: This parameter is warranted by design.

11. Timing waveform




Figure 11.1 UVLO characteristics





Figure 11.2 OVP characteristics



**Figure 11.3 Other characteristics**

## 12. Application Note

### 12.1. Application circuit example

Figure 12.1 shows the application circuit example under 48 V power line condition. Connect the power supply to the VIN pin and VSYS pin. During normal operation, almost the same voltage as the VIN voltage is output from the VOUT pin through the MOSFET. If the current suddenly decreases, for example, when short-circuiting or overcurrent is protected, high-spike voltages may be generated due to back electromotive force of inductance components such as wirings connected to the input/output pins of the eFuse IC, causing damage to the eFuse IC and resulting destruction. In this case, a positive spike voltage is generated on the input side and a negative spike voltage is generated on the output side. When designing boards, design patterns so that the length of the wires on the input-side and output-side of the eFuse IC is as short as possible. Also, the GND wiring area should be as wide as possible to reduce the impedance.




Figure 12.1 application circuit example under 48 V power line condition

$C_{IN}$  functions to suppress the peak value against the positive spike voltage generated by the inputs. A  $C_{IN}$  of at least 0.1  $\mu F$  is recommended for this device, but the appropriate capacitor value should be determined based on operation on the actual PCB board. The peak value  $V_{SPIKE}$  of the spike voltage and the capacitance value of the  $C_{IN}$  have the following relationship. It can be understood that the spike voltage can be reduced by increasing the  $C_{IN}$ , and it is determined by formula 10.

$$V_{SPIKE} = V_{IN} + I_{OUT} \times \sqrt{\frac{L_{IN}}{C_{IN}}} \quad (10)$$

$V_{SPIKE}$ : Peak value of spiked voltage generated (V)

$V_{IN}$ : Power supply voltage during normal operation (V)

$I_{OUT}$ : Output current (A)

$L_{IN}$ : Effective inductance component of the input pin (H)

If  $V_{IN}$  is high,  $V_{OUT}$  is also high, and the current change during short-circuit or overcurrent protection is large, causing unstable operation due to unstable  $V_{IN}$  and  $V_{OUT}$  and possibly leading to IC destruction. If transient voltages exceeding the absolute maximum ratings are applied to the  $V_{IN}$  pin, connect a TVS diode (ESD protection diode) or a Zener diode between the input pins and GND. In some cases, even if the maximum amplitude of the transients is below the absolute maximum rating of the device, a TVS or a Zener diode can help to absorb the excessive energy dump and prevent the device from creating very fast transient voltages on the input supply pin of the IC, which can couple to the internal control circuits and cause unexpected behavior.

For negative spike voltages generated on the output side, such as during short-circuit protection operation, connect an SBD (Schottky barrier diode) between the output pin and GND. This will prevent the output potential from dropping significantly below GND.

## 12.2. Attention in Use

- **Absolute maximum ratings**

The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment.

- **Input/ Output capacitors**

Ceramic capacitors can be used with the IC, however some type capacitors may have very large temperature dependence. Please consider usage environment conditions carefully to select the capacitors.

- **Mounting**

The long distance between IC and C<sub>OUT</sub> might affect phase assurance by impedance in wire and inductor. For stable power supply, C<sub>OUT</sub> needs to mount near IC as much as possible. Also, VIN and GND patterns need to be large and make the wire impedance small as possible.

- **VSYS pin**

The VSYS pin is the power supply pin for the device's internal circuit. To prevent unexpected behavior, we recommend designing the system so that a stable power supply is provided to this pin, taking into consideration C<sub>IN</sub>, C<sub>OUT</sub>, and impedance.

- **Maximum permissible loss and output current**

Please have enough design margin for expected maximum permissible loss and output current. And under consideration of surrounding temperature, input voltage etc., we recommend proper dissipation ratings for maximum permissible loss and output current; in general, maximum dissipation rating is 70 to 80 %.

- **Protection circuit**


Overcurrent protection, overvoltage protection and thermal shut down function are designed in this device, but these are not intended to constantly ensure the suppression of this device within operation limits. Depending on the condition during actual usage, it could affect the electrical characteristic specification and reliability.

When using these products, please read through and understand the concept of dissipation for absolute maximum ratings from the above-mentioned or our 'Semiconductor Reliability Handbook'. Then use these products under absolute maximum ratings in any condition. Furthermore, Toshiba recommend inserting failsafe system into the design.

13. Package Information

13.1. Package Dimensions

Unit: mm




Weight: 41.9 mg (Typ.)

Figure 13.1 Package Dimensions (VQFN24D)

## 13.2. Land Pattern Dimensions for Reference only

Package type: VQFN24D

Unit: mm



## RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- **PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE").** Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, Class 3 medical devices, equipment used for automobiles, and military vehicles and munitions. **IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT.** For details, please contact your TOSHIBA sales representative or contact us via our website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- **ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.**
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. **TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.**