**TC78B002FTG/FNG**

**Usage considerations**

Rev. A

---

**Summary**

The TC78B002FTG/FNG is a single phase full-wave driver for fan motor. It has a DMOS device in an output transistor. A highly effective drive is possible by adopting a DMOS output driver with low ON resistance and a PWM drive system.

---

This is a reference.

Please do not determine the final equipment design by this material.
Contents

Summary ......................................................................................................................... 1
Contents ......................................................................................................................... 2
Figure contents ............................................................................................................... 3
Table contents ................................................................................................................. 4
1. Power Supply Voltage ............................................................................................... 5
2. Output Current ........................................................................................................... 6
3. Input Signal ................................................................................................................ 7
   3.1. VSP and VMI input ............................................................................................... 7
   3.2. VSOFT and VOFF input ..................................................................................... 9
   3.3. LA input .............................................................................................................10
4. Protection circuit .......................................................................................................11
   4.1. Lock protection (Internal oscillation frequency: 10MHz, Normal rotation) ........11
   4.2. Lock detection time (Internal oscillation frequency: 10MHz) ..............................12
   4.3. Current Limit ......................................................................................................13
   4.4. Over Current Protection (ISD) .........................................................................15
   4.5. Thermal Shutdown Circuit (TSD) ......................................................................17
   4.6. Under Voltage Lockout Protection (UVLO) ......................................................17
5. Oscillation Circuit (OSC) ..........................................................................................18
6. Application circuit (Example) ..................................................................................20
7. Notes in designing board .........................................................................................24
8. Power consumption of the IC ..................................................................................27
9. Power dissipation .......................................................................................................29
RESTRICTIONS ON PRODUCT USE ............................................................................31
Figure contents

Figure 1.1 Rising VM terminal voltage by the motor regenerating current in phase shift ........................................ 5
Figure 1.2 Rising VM terminal voltage by the motor regenerating current when all output stages are off by protection function .................................................................................................................. 5
Figure 1.3 Measure for rise of VM terminal voltage .................................................................................................................. 6
Figure 3.1 Relation between the voltage of VSP and output duty ................................................................................................. 7
Figure 3.2 Relation between the voltage of VSP terminal and output duty in VMI setting ......................................................... 7
Figure 3.3 Operation waveform in output start (Output in startup Duty=50%) ................................................................. 8
Figure 3.4 Operation waveform in output OFF ............................................................................................................................. 8
Figure 3.5 Operation waveform of the IC (Without soft switching) ......................................................................................... 9
Figure 3.6 Operation waveform of the IC (Soft switching term: 30.9°) ..................................................................................... 9
Figure 3.7 Operation waveform of the IC (OFF term: 30.9°) ........................................................................................................... 9
Figure 3.8 Operation waveform of the IC (Soft switching term: 30.9°, OFF term: 16.9°) ......................................................... 9
Figure 3.9 Operation waveform of the IC (Lead angle: 8.4°) ........................................................................................................ 10
Figure 3.10 Operation waveform of the IC (Lead angle: 22.5°) ................................................................................................. 10
Figure 3.11 Operation waveform of the IC (OFF term: 16.9°, Lead angle: 16.9°) ............................................................ 10
Figure 4.1 Operation waveform of lock protection ..................................................................................................................... 11
Figure 4.2 Operation waveform of quick start ........................................................................................................................... 11
Figure 4.3 Lock detection time in normal rotation .................................................................................................................... 12
Figure 4.4 Lock detection time in startup ............................................................................................................................... 12
Figure 4.5 Operation image of current limit in case output duty is less than 100% ................................................................. 13
Figure 4.6 Operation image of current limit when output duty is 100% (1) ........................................................................ 14
Figure 4.7 Operation image of current limit when output duty is 100% (2) ........................................................................ 14
Figure 4.8 Image of output waveform in generating subharmonic oscillation ........................................................................... 14
Figure 4.9 Operation image of air contamination faults of output ................................................................................................. 15
Figure 4.10 Operation image of improper grounding faults of output ..................................................................................... 15
Figure 4.11 Operation example of air contamination faults of outputs .................................................................................... 16
Figure 4.12 Operation example of improper grounding faults of outputs .................................................................................. 16
Figure 5.1 Equivalent circuit of oscillation circuit ..................................................................................................................... 18
Figure 5.2 Relation between external resistance and oscillation frequency (typ.) ....................................................................... 18
Figure 6.1 Example of an application circuit ........................................................................................................................... 20
Figure 6.2 Example of pull-up of FR/RDO terminal .................................................................................................................. 21
Figure 6.3 Voltage range of hall input ......................................................................................................................................... 22
Figure 6.4 Hall signal, amplitude, and hysteresis ......................................................................................................................... 22
Figure 6.5 Example of hall-signal amplitude change depending on the temperature .................................................................. 22
Figure 6.6 Example of level shifter circuit ............................................................................................................................... 23
Figure 6.7 Example of constant number of level shifter circuit ................................................................................................. 23
Figure 7.1 Board layout image of QFN package ...................................................................................................................... 24
Figure 7.2 Board layout image of SSOP package .................................................................................................................... 25
Table 1.1 Power supply voltage usage range ................................................................. 5
Table 5.1 Characteristics changed by Rosc ................................................................. 19
Table 8.1 The relation of step of soft switching and output duty ratio ......................... 28
Table 9.1 In rectangle-wave drive of 400mA, relation between Tj and Ta ...................... 29
1. Power Supply Voltage

Power supply voltage should be applied to VM terminal of the IC in using the TC78B002FTG/FNG. Please use the IC within the range of 3.5 to 16V although the absolute maximum rating of VM power supply voltage is 18V.

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Symbol</th>
<th>Operating voltage range</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Normal operating voltage range</td>
<td>VMopr1</td>
<td>5.5 to 16</td>
<td>V</td>
</tr>
<tr>
<td>Low voltage operating voltage range</td>
<td>VMopr2</td>
<td>3.5 to 5.5</td>
<td>V</td>
</tr>
</tbody>
</table>

Note: The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings.

Output incorporates the PWM control function. Duty of the output PWM is controlled by VSP voltage, and the rotation speed of the motor can be controlled. In using the PWM control function, please configure the VM power supply voltage within the "normal operation voltage range".

In case of using the IC for the application that adjusts the rotation speed of the motor by power-supply-voltage control, not using the PWM control, the "low voltage operating voltage range" is provided in order to take the wider range of adjustable power supply voltage. In using the VM power supply voltage in the "low voltage operating voltage range", please pull-up the VSP terminal to Vreg.

[Notes in using the IC in the range of power supply voltage for low-voltage operation]
In low-voltage operation, electrical characteristics, such as output resistance, change compared with those under the condition that VM is 12 V. For details, please refer to the applicable portion of the reference data of the electrical characteristics in the technical data sheet.

In low-voltage operation, the reference voltage of the A/D conversion circuit inside the IC also becomes low with the fall of Vreg power supply voltage. When the voltage for IC control terminal is provided by resistive dividing from Vreg voltage, the result of A/D conversion has almost no change. However, when the voltage is inputted directly from the outside, the result of the conversion may change. Especially, when the VSP terminal voltage is inputted externally, output duty may change in the low-voltage operation. In case of pulling-up the VSP terminal voltage to Vreg, the output duty is fixed to the full duty and there is no problem.

Because output duty in the startup of the IC is fixed to 50%, there is a possibility not to start if the power supply voltage is low and the torque in startup is not enough. In that case, please increase the power supply voltage and start up.

[Measure against rise of VM terminal voltage by motor regeneration current]
VM terminal voltage may rise by the regeneration current of the motor. Especially, when the reverse connection preventive diode is applied, VM terminal voltage rises because the current cannot be regenerated to the power supply. Please use the IC in paying attention that VM terminal voltage does not exceed the absolute maximum rating including the voltage rise by regeneration current.

Figure 1.1 Rising VM terminal voltage by the motor regenerating current in phase shift

Figure 1.2 Rising VM terminal voltage by the motor regenerating current when all output stages are off by protection function
The current flowing through the motor can be reduced before the phase shift by using the soft switching function. The voltage rise in the phase shift can be suppressed by reducing the regeneration current to zero.

Moreover, the term of PWM OFF is provided before all output stages are turned off in order to suppress the voltage rise by regeneration current. The regeneration current of the motor is decayed by low side regeneration during the term of PWM OFF. However, when abnormalities, such as power supply shutdown, occur during motor rotation, regeneration current cannot decay. In this case, please add a capacitor, a zener diode, or both to VM terminal in order to absorb the regeneration current to the power supply line and suppress the voltage rise by regeneration current up to 16V. Zener diode can suppress the voltage rise by the regeneration current and also can protect the circuit even when the external input voltage is over voltage. In case of using the zener diode, the range of the zener voltage should be normal operation voltage to 16V. So, the current does not flow into the zener diode in normal operation.

![Figure 1.3 Measure for rise of VM terminal voltage](image)

This IC is a single power supply and there is no procedure in particular for applying power supply or for shutting down. When the rotation speed of the motor is controlled by inputting VSP voltage from the exterior, it will become a cause of abnormal operation if the motor is operated under unstable power supply voltage. So, it recommends inputting VSP voltage and operating the motor after VM power supply voltage becomes stable.

When the motor operates by pulling up VSP voltage to Vreg, there is no problem since VSP voltage is generated inside the IC.

It is recommended to shut down the power supply after the motor stops because the voltage of VM terminal from the regeneration current of the motor may rise at the time of power-supply shutdown. When the motor is used by pulling up the VSP voltage to Vreg, or when the minimum output duty is configured, please check that the voltage of VM terminal does not exceed absolute maximum rating at the time of power supply shutdown.

![Figure 2.1 Output Current](image)

Please do not apply voltage from the exterior since Vreg power supply voltage is generated from the regulator inside the IC. Please connect the capacitor for power supply stable of 0.1μF to a Vreg terminal. Moreover, in operating the IC, please ensure Vreg voltage is 5.5V or less on the basis of the GND terminal of the IC. Please place the capacitor for power supply stable near the IC. Please wire not to exist route of switching current between GND of the capacitor and IC GND terminal. Please refer to "7. Notes in designing board" for details.

Although Vreg power supply voltage can be used as the bias voltage of a hall device, or voltage of IC control terminal by resistive dividing, please do not draw the current beyond the capability of an internal regulator. Please use output current within 10 mA of absolute maximum rating.

### 2. Output Current

The absolute maximum rating is 1.5A. It is a set of rating that must not be exceeded, even for a moment. As for the rush current in starting up motor, the current in lockout, and so on, do not exceed any of these absolute maximum ratings. Available average output current changes depending on the usage conditions (ambient temperature, mounting board method, and so on). Design the IC with the margin that $T_J$ does not exceed 150°C. Please refer to "8. Power consumption" and "9. Power dissipation".
3. Input Signal

3.1. VSP and VMI input

Output Duty is controlled by the voltage of VSP and VMI terminals through 7-bit AD convertor.

The voltage of VSP terminal is digitized by 7-bit AD and controls the output PWM duty with the internal logic by using the data. The relation between the input voltage of VSP terminal and the output duty is shown below.

\[
\begin{align*}
0 &\leq \text{VSP} \leq \text{V}_{\text{AD (L)}} \quad \rightarrow \quad \text{Duty} = 0\% \\
\text{V}_{\text{AD (L)}} &< \text{VSP} \leq \text{V}_{\text{AD (H)}} \quad \rightarrow \quad \text{Figure 3.1} \\
\text{V}_{\text{AD (H)}} &< \text{VSP} \leq \text{V}_{\text{REG}} \quad \rightarrow \quad \text{Duty} = 100\% \\
\end{align*}
\]

(VSP, Result of AD conversion 0 to 16) (VSP, Result of AD conversion 17 to 116) (VSP, Result of AD conversion 117 to 127)

Note: The output duty changes in steps of 1% corresponding to 100 steps of the voltage from \( V_{\text{SP}} \) (\( V_{\text{AD (L)}} \) to \( V_{\text{AD (H)}} \)).

Figure 3.1 Relation between the voltage of VSP and output duty

\( V_{\text{AD (L)}} = 0.55 \text{V (typ.)} \) \( V_{\text{AD (H)}} = 3.9 \text{V (typ.)} \)

When the voltage of \( V_{\text{AD (L)}} \) or more is applied to VMI terminal, the minimum output duty is configured. The relation between input voltage of VSP terminal and output duty is shown below.

\[
\begin{align*}
0 &\leq \text{VSP} \leq \text{VMI} \quad \rightarrow \quad \text{Gained duty under the condition that VSP equals VMI in Figure 3.1} \\
\text{VMI} &< \text{VSP} \leq \text{V}_{\text{AD (H)}} \quad \rightarrow \quad \text{Figure 3.1} \\
\text{V}_{\text{AD (H)}} &< \text{VSP} \leq \text{V}_{\text{REG}} \quad \rightarrow \quad \text{Duty} = 100\% \\
\end{align*}
\]

Figure 3.2 Relation between the voltage of VSP terminal and output duty in VMI setting

Input voltage of VMI terminal should be provided from divided voltage of VREG terminal.

A motor starts when either VSP terminal voltage or VMI terminal voltage exceeds 0.55V. In starting, output duty is fixed to 50% until the frequency of the hall signal becomes 5Hz or more. If it becomes 5Hz or more, output duty changes by VSP voltage and VMI voltage. The example of a waveform in startup is shown in Figure 3.3.

Rush current can be also suppressed in motor startup even when VSP voltage is high because the output duty in startup is fixed to 50%. Moreover, when power supply voltage is low, starting torque is not enough and may be unable to start although it has some starting torque. In case of starting with low power supply voltage, please evaluate enough.
If both VSP terminal voltage and VMI terminal voltage become 0.55V or less, the output for driving the motor is turned off. The term of PWM OFF is provided before all output stages are turned off. During the term of PWM OFF, the regeneration current of the motor is decayed at bottom regeneration. Therefore, when all output stages are turned off, the regeneration current to a power supply can be reduced. The example of a waveform is shown in Figure. 3.4.

Note: Output duty changes with fall of VSP terminal voltage during term of ‘a’
3.2. VSOFT and VOFF input

Soft switching function of the IC can be controlled by the voltages of VSOFT and VOFF terminals. Soft switching function inserts OFF term and soft switching term before and after the conductive-phase switching. Soft switching function is effective to reduce motor vibration and reduce the VM voltage rise in phase shift.

When the voltage of VSOFT terminal is higher than that of VOFF terminal, the electrical angle of all terms (OFF term and soft switching term) are determined by the voltage of VSOFT terminal. The electrical angle of OFF term is determined by the voltage of VOFF terminal.

When the voltage of VSOFT terminal is lower than that of VOFF terminal, soft switching term is not provided. Only the OFF term is provided. The electrical angle of OFF term is determined by the voltage of VOFF terminal.

The voltages of VSOFT and VOFF terminals are digitized through 7-bit AD convertor. Soft switching is controlled by digitized values in the internal logic IC.

Input voltage to VSOFT terminal and VOFF terminal should be supplied by resistive dividing voltage from VREG terminal voltage.

Example 1: VSOFT=0, VOFF=0V

Example 2: VSOFT=1.55V, VOFF=0V

Example 3: VSOFT=0V, VOFF=1.55V

Example 4: VSOFT=2.40V, VOFF=0.9V
3.3. LA input

Lead angle of the conducting signal can be set in up to 22.5° against the hall signal. The phase of motor current and the phase of motor induction voltage can be matched by lead control. The efficiency of the motor can be improved.

Example 1: LA=0.9V

Example 2: LA=2.2V

By combining the soft switching term and OFF term, the regeneration current before switching conduction phase is reduced by the configuration of the lead angle, and the current flows through the motor immediately after switching phase.

Example 3: VOFF=0.9V, LA=1.7V

Input voltage for LA terminal should be provided from divided voltage of VREG terminal.
4. Protection circuit

This IC builds in the following functions. The IC is not protected by any cases. Please be sure to use the IC within the absolute maximum rating. The IC may be destroyed by short-circuiting between outputs, air contamination faults, or faults due to improper grounding before circuit operation.

4.1. Lock protection (Internal oscillation frequency: 10MHz, Normal rotation)

It operates when the zero cross of the hall signal cannot be detected for 0.4s or more in motor rotation. Whether the zero cross of the hall signal is detected or not is monitored by FG signal. When the zero cross is detected, output level of FG signal changes. When the level of FG signal does not change for 0.4s or more, the motor operation state is considered as lock.

The state of FG signals changes when the zero cross of the hall signal is detected regardless of the lock protection.

The output for driving the motor turns off after lock protection. It restarts automatically 4 seconds after lock protection. In automatic restart, it starts from 50% of the output duty which is the same as the normal startup. When it restart automatically without lock released, the lock protection operates again 0.4 second after output start, and the operation of 4s-stopping and 0.4s-operating is repeated until the lock is released.

RDO signal indicates the lock state of the motor. It outputs "H" in recognizing the lock state. When the zero cross of the hall signal is detected twice after the output starts by automatic restart, RDO signal outputs "L."

Lock detection time and the time for automatic restart depend on the internal oscillating frequency. Please refer to "5. Oscillating circuit" for details.

During the lock protection, quick start is performed when VSP voltage is set 0.55V or less and set 0.55V or more again after 10ms of VSP signal response time (max) externally.

![Figure 4.1 Operation waveform of lock protection](image1)

![Figure 4.2 Operation waveform of quick start](image2)
4.2. Lock detection time (Internal oscillation frequency: 10MHz)

In normal rotation, internal counter is reset at the edge of FG and the lock detection is performed after 0.4 second.

Only in starting, the lock protection may operate in 0.2 second (min) because no reset signal from FG.

When lock detection does not work in normal rotation, the counter for 0.2s is reset at the edge of FG. When the edge of FG is not recognized, the counter for 0.2s overflows after 0.2 second. If the counter for 0.2s overflows, the lock counter counts up. Lock detection is performed when the counter value of the lock counter becomes 2. Therefore, the timing of lock detection becomes 0.4 second after the last edge of FG.

When VSP is 0.55V or less and the output for the motor drive stops, the lock counter is fixed to 0, but a counter for 0.2s is counted up normally.

The lock counter can be counted up if VSP rises 0.55V or more. Since the count of the counter for 0.2s has already progressed at the timing which VSP rises 0.55V or more, the lock detection time is as follows; counter remaining time (0 to 0.2 second) + 0.2 second. When the edge of FG is not recognized by the lock detection time, the lock protection operates.

After the lock protection, when it starts again automatically, lock detection time is 0.4 second because the rebooting timing is interlocked with the counter for 0.2s.

In using a quick start, lock detection time is 0.2 to 0.4 second equivalent to that of startup.

When lock detection time is too short to startup, starting function can be improved by increasing the power supply voltage in starting, or setting up internal oscillating frequency low. Please refer to "5. Oscillating circuit" for the details of internal oscillating frequency.
4.3. Current Limit

Resistance ($R_F$) detects the motor current. When the voltage of resistance ($R_F$) corresponds to the current limit detection voltage ($V_{RS}=0.3$V (typ.)), the current limit circuit works.

Current value in which the current limit circuit operates ($I_{OUT}$) = Over-current detection voltage ($V_{RS}$)/Detection resistance ($R_F$)

Current limit circuit operates under the following condition; $I_{OUT}=0.3$V (typ.)/$0.62\Omega=484$mA when $R_F=0.62\Omega$

However, the mask term is provided for $1.5\mu$s since output PWM has turned on for the measure against a noise of RS terminal. Even if RS terminal voltage exceeds 0.3V during the mask term, the current limit circuit does not operate.

When the current limit circuit operates, an upper output power transistor is turned off and the output PWM is turned off. A current limit is canceled in the timing of the peak of the following internal triangular wave, an upper output power transistor is turned on in the timing of the internal PWM ON, and output returns.

When output duty is less than 100%, the duty of the output PWM may be seemed to change depending on the operation of the current limit circuit. An image of operation is shown in Figure 4.5.

![Image showing operation of current limit](image_url)

**Figure 4.5** Operation image of current limit in case output duty is less than 100%

When the output duty is 100%, the timing of an output return corresponds to the timing of the peak of an internal triangular wave. The frequency of the output PWM may be seemed to change by the timing of current limit detection and the timing of recovering.

As shown in Figure 4.7, PWM frequency is set to 12.5 kHz (or 1 for the integer of 25 kHz) when the time from a return to current limit detection is longer than one cycle of the internal triangular wave. When the frequency of PWM is 20 kHz or less, it becomes a cause of an audible noise because it is in the auditory range.
ON term may be changed with the integral multiple of the switching cycle by the operation of the current limit circuit. This is called a subharmonic oscillation.

(Reference)

The subharmonic oscillation is based on the principle of current limit operation, and is not abnormal operation. By subharmonic oscillation, the frequency component of one for the integer of PWM frequency may generate, and it may become a cause of an audible noise.

Please judge the influence of the audible noise generated by the current limit operation on actual use after evaluation.
4.4. Over Current Protection (ISD)

Each current flowing through four power transistors is detected individually. When the current exceeds the detection value, all output power transistors are turned off 1ms (typ.) after the related output power transistor is turned off.

<Outputs short to power supply>

Figure 4.9 Operation image of outputs short to power supply

<Outputs short to ground>

Figure 4.10 Operation image of outputs short to ground

Timer is incorporated in this circuit. The motor operation resumes from OFF state 100ms (typ.) after the over current is detected. When state of over current continues, the operation of OFF and auto-resume repeat. In case this protection (ISD) operates 8 times repeatedly, the motor operation does not resume automatically. The output power transistor keeps turned off. In order to clear this state, VSP or the power supply should be applied again.
<Operation of outputs short to power supply (Example)>

![Figure 4.11 Operation example of outputs short to power supply](image1)

<Operation of outputs short to ground (Example)>

![Figure 4.12 Operation example of outputs short to ground](image2)
4.5. Thermal Shutdown Circuit (TSD)

   Thermal shutdown circuit (TSD) operates when $T_J$ rises to 170°C (typ.) or more. All output power
   transistors are turned off after a 1ms (typ.) PWM OFF term during which upper output power transistor
   is turned off.
   The operation resumes when the temperature falls to 130°C (typ.) or less.

4.6. Under Voltage Lockout Protection (UVLO)

   The power supply voltage of VM and the voltage of VREG are monitored. When each of them falls to
   2.9V (typ.) or less, it is recognized as low voltage and the circuit is turned off. The normal operation
   resumes when both voltage recovers to 3.2V (typ.) or more.
5. Oscillation Circuit (OSC)

Reference clocks are generated internally by connecting the external resistance ($R_{OSC}$) to OSCR terminal and oscillating CR.

Equivalent circuit of oscillation circuit is shown in Figure 5.1.

Oscillation frequency is approximated by below formula.

$$f_{OSC} = \frac{Iref}{2 \times C \times Vref} = \frac{(Vref/R_{OSC})}{(2 \times C \times Vref)} = \frac{1}{(2 \times C \times R_{OSC})}$$

- $C$: Equivalent capacitor of internal IC $C=2.08\text{pF (typ.)}$
- $R_{OSC}$: External resistance of OSCR terminal

When external resistance is $24\text{k}\Omega$, oscillation frequency is calculated as follows;

$$f_{OSC} = \frac{1}{(2 \times 2.08\times12 \times 24000)} = 10\text{MHz (typ.)}$$

When external resistance is $39\text{k}\Omega$, oscillation frequency is calculated as follows;

$$f_{OSC} = \frac{1}{(2 \times 2.08\times12 \times 39000)} = 6.2\text{MHz (typ.)}$$

![Figure 5.1 Equivalent circuit of oscillation circuit](image1)

Note: The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

![Figure 5.2 Relation between external resistance and oscillation frequency (typ.)](image2)

The operation range of the IC is 5 to 12 MHz. The variation in the oscillation circuit inside the IC is about ±20%. Please configure the external resistance between $24\text{k}\Omega$ to $39\text{k}\Omega$ in consideration of this variation. Accuracy of the applied external resistance should be less than ±1%.

When the value of the external resistance is large, please connect the resistance to the IC as close as possible not to be influenced by the noise from the outside. Please refer to “7. Notes in designing board” for details.

When oscillation frequency is changed by changing the constant value of the external resistance, the characteristic depending on internal clocks, such as output PWM frequency and lock detection time, is also changed. Please refer to Table 5.1 for the characteristic changed when Rosc is $24\text{k}\Omega$ and $39\text{k}\Omega$. 

<table>
<thead>
<tr>
<th>Rosc (Ω)</th>
<th>24k</th>
<th>27k</th>
<th>30k</th>
<th>33k</th>
<th>36k</th>
<th>39k</th>
</tr>
</thead>
<tbody>
<tr>
<td>fosc (Hz)</td>
<td>11M</td>
<td>10M</td>
<td>9M</td>
<td>8M</td>
<td>7M</td>
<td>6M</td>
</tr>
</tbody>
</table>
Table 5.1 Characteristics changed by Rosc

<table>
<thead>
<tr>
<th>Changing characteristics</th>
<th>Rosc = 24kΩ</th>
<th>Rosc = 39kΩ</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>min</td>
<td>typ.</td>
</tr>
<tr>
<td>Internal oscillating frequency</td>
<td>fOSC</td>
<td>8MHz</td>
</tr>
<tr>
<td>PMW frequency</td>
<td>fPWM</td>
<td>20kHz</td>
</tr>
<tr>
<td>ON term of lock detection</td>
<td>TON</td>
<td>0.32s</td>
</tr>
<tr>
<td>OFF term of lock detection</td>
<td>TOFF</td>
<td>3.2s</td>
</tr>
<tr>
<td>ON term of lock detection in starting.</td>
<td>TON(min)</td>
<td>0.16s</td>
</tr>
<tr>
<td>VSP signal response time</td>
<td>T_VSP</td>
<td>—</td>
</tr>
<tr>
<td>Mask time of current limit detection</td>
<td>TMask</td>
<td>1.2μs</td>
</tr>
<tr>
<td>Mask term of over-current shutdown circuit</td>
<td>T_ISDMASK</td>
<td>1.6μs</td>
</tr>
<tr>
<td>OFF term of over-current shutdown circuit</td>
<td>T_ISDOFF</td>
<td>80μs</td>
</tr>
<tr>
<td>Soft switching frequency</td>
<td>—</td>
<td>4Hz</td>
</tr>
<tr>
<td>PWM OFF term for boosting prevention</td>
<td>—</td>
<td>0.8ms</td>
</tr>
<tr>
<td>Digital filter time of hall input</td>
<td>—</td>
<td>20μs</td>
</tr>
</tbody>
</table>

When low internal oscillating frequency is applied, please use the motor after enough check because the following characteristics are changed especially.

- PWM frequency becomes low. If it falls in the auditory range of 20kHz or less, it becomes a cause of an audible noise.
- ON term of the lock detection becomes long. Please check whether the rise in heat of a motor causes a problem or not in lock protection because the conducting time till the lock protection becomes long. The rise in heat of a motor can be suppressed by setting up a current limit threshold low.
- Mask time of current limit detection becomes long. In the mask term, even if the current exceeds the current limit threshold, the current limit circuit does not operate.
- Digital filter time of the hall input becomes long. Digital filter time is provided for the measure against a noise of a hall signal. Delay of a phase generates until the phase switching is recognized by the digital filter. This phase delay is dependent on the rotation speed of the motor.

When Rosc=24kΩ, Filter time is 25μs (typ.).
  - When 4-pole motor, and rotation speed is 3000RPM, phase delay is 0.9°.
  - When 4-pole motor, and rotation speed is 6000RPM, phase delay is 1.8°.
When Rosc=39kΩ, Filter time is 41μs (typ.).
  - When 4-pole motor, and rotation speed is 3000RPM, phase delay is about 1.5°.
  - When 4-pole motor, and rotation speed is 6000RPM, phase delay is about 3.0°.

When motor rotation speed is high, please use the motor by fully evaluating the influence of the phase delay.
6. Application circuit (Example)

![Application circuit diagram]

Notes 1: Please connect capacitor C_{VM} if needed for measuring for a high frequency noise.

Notes 2: Please connect the input capacitor of a hall signal if needed for preventing error detection by a noise.

Figure 6.1 Example of an application circuit

(1) Capacitor for power supply terminals

Please connect the appropriate capacitor to each terminal for power-supply-voltage stabilization and a noise reject. In addition, please connect the capacitor to the IC as close as possible. Especially, it is effective for the power supply variation in the high frequency range and the noise control by connecting a ceramic capacitor near the IC.

<table>
<thead>
<tr>
<th>Item</th>
<th>Parts</th>
<th>Typ.</th>
<th>Recommended range</th>
</tr>
</thead>
<tbody>
<tr>
<td>VM to GND (C_{IN})</td>
<td>Ceramics/electrolytic capacitor</td>
<td>10μF</td>
<td>2.2 to 22μF</td>
</tr>
<tr>
<td>Vreg to GND (C_{VREG})</td>
<td>Ceramic capacitor</td>
<td>0.1μF</td>
<td>0.1 to 0.47μF</td>
</tr>
</tbody>
</table>

Notes: It is possible using capacitors other than a recommendation value which exclude each part depending on the motor load conditions and the board pattern, etc.

It recommends arranging the capacitor between VM and GND within 10mm from the IC. When the capacitor between VM and GND is arranged far from the IC on the board layout, and it cannot reduce the power supply variation generated in high frequency enough, it is recommended to add the capacitor (C_{VM}) of about 0.1μF near the VM and GND terminals of the IC.

Please design not to exist any route which flows switching current between the GND of the capacitor (between Vreg and GND) and the GND terminal of the IC. Please refer to "7. Notes in designing board" for details.
(2) GND
Please connect the GND terminal of the IC to signal GND. Please also connect the capacitor of Vreg terminal and the resistance of OSCR terminal to signal GND at the shortest. When the voltage of VSOFT, VOFF, LA, and VMI terminals are supplied from resistive divided voltage from Vreg voltage, please connect GND of divided resistance to the signal GND.
Please connect GND of shunt resistance (RF) to the power GND.
Please one-point ground the signal GND and the power GND with the capacitor (CIN). Please arrange the capacitor (CIN) as close to the IC. Please refer to "7. Notes in designing board" for details.

(3) Shunt resistance
Pay attention for the ratings and select the appropriate resistor, which has enough margins because large current flows in the shunt resistor (RF).
The maximum electric power on the shunt resistance during the motor operation is as follows;
P=0.3Vx0.3V/RF.
For example, P=0.145W when RF=0.62Ω. Please apply the appropriate resistance to gain the rated power of 0.25W or more.

(4) Resistance for setting VMI, VSOFT, VOFF, and LA
Configure VMI, VSOFT, VOFF, and LA by divided resistance voltage from VREG.
Adopting the resistor of 1% accuracy is recommended because VSOFT and VOFF can be controlled by 32 steps.
In case the resistance is large, using the resistor of 300kΩ or less is recommended because the IC is easily influenced by the noise under the large resistance

(5) Pull-up resistance of FG/RDO
Because FG terminal and RDO terminal are open drain, in order to output high level, it is necessary to pull-up them to the external power supply. The recommendation range of the pull-up resistance is 10 to 100 kΩ. However, please select pull-up resistance to keep high voltage by checking the input current of the input terminal of the reception side of FG and RDO signals.

For example, as shown in Figure 6.2, if the input terminal of the reception side is pulled-down with the resistance of 50kΩ, when the FG/RDO terminals are pulled-up to 3.3V with the resistance of 100kΩ, the voltage in high level is as follows; 3.3V/(100 kΩ+50 kΩ) x 50 kΩ=1.1V. So, it may become impossible to recognize high level at the reception side. In order to configure the voltage in high level 2V or more, please use the resistance of 30kΩ or less.
When FG terminal and RDO terminal are not used, please set them open.
(6) Resistance of hall device

In case the power is supplied from 5V-power of VREG to the hall device, connect the current-limit resistor to the power terminal of the hall device not to exceed the maximum input current of the hall device. Design the circuit by considering the temperature characteristics of the input resistor of the hall device and having enough margin. For example, the maximum input current of the hall device is 10mA, the resistor of 510Ω is recommended.

Amplitude of the hall device changes depending on the resistance of the hall device. The voltage range that recognizes the hall signal correctly is shown in Figure 6.3.

![Figure 6.3 Voltage range of hall input](image)

To recognize the switch of the hall signal correctly, amplitude of the hall device ($V_{H}$) should be 40mV or more. Hall amplifier has a hysteresis. The waveform of the hall signal is sine wave. When the amplitude ($V_{H}$) is 100mV, the phase-switching delay by hysteresis is about 5.7° (typ.). When the amplitude ($V_{H}$) is 200mV, the phase-switching delay by hysteresis is about 2.9° (typ.). Widen the amplitude of the hall device as possible because the phase gap of switching timing becomes larger when the amplitude of the hall is small.

Amplitude of the hall signal changes depending on the temperature characteristics of the hall.

![Figure 6.4 Hall signal, amplitude, and hysteresis](image)

![Figure 6.5 Example of hall-signal amplitude change depending on the temperature](image)

The soft switching term of this IC is determined by the cycle of a hall signal. The amplitude of the hall signal does not affect the soft switching term. Please enlarge amplitude of a hall signal as much as possible.

Heat generation of the IC is reduced by supplying the power to the hall device from VM power supply. In this case, design the IC paying attention to the influence of the maximum ratings of the hall device, the voltage range of the hall signal, variation of VM power supply, and the noise.
(7) Conversion circuit between pulse duty input and analog voltage

When the speed control signal from exterior corresponds to pulse duty signal (not analog voltage), pulse duty should be converted to analog voltage by applying conversion circuit. When high-side of pulse duty signal (PWM in) is 5V, pulse duty signal can be converted to analog voltage (VSP out) by RC filter. When high-side of the pulse duty signal is 3.3V, level shifter circuit is necessary.

Example of level shifter circuit is shown in Figure 6.6. Threshold of PWM signal can be configured by the divided resistance voltage of R1 and R2. Output voltage when PWM Duty is 100% can be configured by the divided resistance voltage of R3 and R4. The relation of Duty and the output voltage can be approximated in the following formula.

\[ V_{SP} = 5V \times \frac{R_4}{R_3 + R_4} \times \text{Duty} \]

R5 and C1 works as RC filter to smooth the voltage. Adjust it depending on the frequency of the input PWM.

The circuit constant number in one example is shown in the Figure 6.7.

![Diagram of level shifter circuit](image)

![Diagram of constant number of level shifter circuit](image)
7. Notes in designing board

Please pay enough attention in designing the circuit pattern not to be influenced by wiring impedance etc. because it is assumed that large current flows into VM, RS, and a GND pattern especially. In addition, fully keep in mind that a power supply and GND become unstable easily by the inductance of the wiring impedance of the board since the output slew rate is fast when the output stage of the IC performs PWM switching.

【Example of board layout 1】

・Thicken and shorten the line which flows switching current as much as possible.
・Arrange the capacitor between VM and GND near the IC terminal as close as possible. Even if a capacitor for smoothing input voltage is located at the entrance of the board power supply, when the capacitor is far from the IC, neither VM power-supply-voltage variation nor the GND voltage variation of the IC may fully be suppressed under the influence of L ingredient of wiring impedance in PWM switching. Be sure to arrange the capacitor near the VM and GND terminals of the IC. In this case, please select the most appropriate capacitor after enough evaluation though some effects are acquired also by the capacitor of small capacity (0.01μF to 0.1μF).
・Arrange the capacitor between Vreg and GND near the IC. In order to stabilize Vreg voltage, shorten the wiring distance between the capacitor GND and the IC GND to reduce route which flows switching current. Please confirm that the voltage of Vreg terminal is 5.5V or less on the basis of the GND terminal of the IC in operating. Please strengthen the capacitor between VM and GND when the voltage between the GND terminal of the IC and Vreg terminal is larger than 5.5V because GND of the IC sways to the minus side in PWM switching.
・Arrange the resistance for setting the reference current of oscillating circuit (Rosc) near the IC. Please design to reduce the route which flows switching current between the GND of Rosc and the GND terminal of the IC.
・When a jumper is required, the influence on the circuit operation is decreased by using output line (not GND line).
・In case of attaching the capacitor for reducing the noise of the hall signal, arrange it near HP and HM terminals of the IC. Recommend value of the capacitor is 0.01 μF to 0.1μF.
In designing the board with SSOP package, pay enough attention to the circuit pattern surrounding the GND.

【Example of board layout 2】

Figure 7.2 Board layout image of SSOP package
Notes: The figure is not drawn on a fixed scale.
In designing board, the land pattern size for reference is shown below.

P-WQFN16-0303-0.50-002  SSOP16-P-225-0.65B

Unit: mm

Cautions
- As long as there is no indication in particular, the unit of the size is a millimeter.
- The figures are for reference according to JEITA ET-7501 Level 3.
- The accuracy of figures and information, and completeness are not guaranteed.
- Please evaluate various conditions (soldering conditions etc.) enough, and adjust them in a customer's responsibility.
- The figures of this document do not show actual form or size correctly. Please do not design estimating the size by measurement etc. with the value from figures.
- In designing and using, please confirm the newest information and the operation manual of this product and follow them.

Heat generated in the IC can be released efficiently by releasing it from the heat dissipation pad on the back of IC to the GND pattern of the board. Therefore, please arrange the GND area near the IC circumference as close as possible. In the case of a multilayer board, please arrange thermal via in order to lower the heat resistance between layers.
8. Power consumption of the IC

Power of the IC is consumed mainly by the logic block, the internal regulator, and output stages.

\[ P(\text{total}) = P(\text{logic}) + P(\text{reg}) + P(\text{out}) \]  
(Formula 1)

- **P (total)**: Power consumption of IC
- **P (logic)**: Power consumption of logic block
- **P (reg)**: Power consumption of internal regulator
- **P (out)**: Power consumption of outputs

- **Power consumption of logic block**
  It can be calculated as follows;

\[ P(\text{logic}) = V_M \times I_{VM} \]  
(Formula 2)

When \( V_M = 12 \text{V} \), \( I_{VM} = 3 \text{mA} \) (typ.). From (Formula 2), \( P(\text{logic}) = 12 \text{V} \times 3 \text{mA} = 36 \text{mW} \)

- **Power consumption of internal regulator**
  When using \( V_{reg} \) power supply as a power supply of external parts, such as a hall device, the power consumption of an internal regulator can be calculated as follows.

\[ P(\text{reg}) = (V_M - V_{reg}) \times I_{Vreg} \]  
(Formula 3)

When \( V_M = 12 \text{V} \), \( I_{Vreg} = 5 \text{mA} \) (typ.). From (Formula 3), \( P(\text{reg}) = (12 \text{V}-5 \text{V}) \times 5 \text{mA} = 35 \text{mW} \)

- **Power consumption of the outputs**
  - **PWM ON**: Power consumption of the upper and lower sides of MOSFET
  - **PWM OFF**: Power consumption of lower side of regeneration diode and lower side of MOSFET.
  
  And power consumption according to the bias current inside IC in the current regeneration. Bias current contains the parasitism current by a monolithic. The bias current in current regeneration is about 6% of regeneration current.

\[ P(\text{out}) = I_{out} \times I_{out} \times R_{on(H+L)} \times \text{Duty} + (I_{out} \times V_F + I_{out} \times I_{out} \times R_{on(L)} + V_M \times I_{bias}) \times (1-\text{Duty}) \]  
(Formula 4)

The power consumption of the outputs depends on the conditions, such as the control method, output peak current, and output duty.

When output current is rectangle wave of 400mA, output duty=80%. From (Formula 4),

\[ P(400\text{mA}, 80\%) = 0.4\text{A} \times 0.4\text{A} \times 1.6\Omega \times 0.8 + (0.4\text{A} \times 1\text{V} + 0.4\text{A} \times 0.4\text{A} \times 0.8\Omega + 12\text{V} \times 400\text{mA} \times 6\%) \times 0.2 \]

=0.368W
When using a soft switching function, output current can become close to a sine wave. Soft switching has maximum of 16 steps. The output PWM Duty ratio of each step is shown in Table 8.1.

<table>
<thead>
<tr>
<th>Step</th>
<th>Output ratio (%)</th>
<th>Step</th>
<th>Output ratio (%)</th>
<th>Step</th>
<th>Output ratio (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>4</td>
<td>7</td>
<td>59</td>
<td>13</td>
<td>94</td>
</tr>
<tr>
<td>2</td>
<td>14</td>
<td>8</td>
<td>97</td>
<td>14</td>
<td>100</td>
</tr>
<tr>
<td>3</td>
<td>25</td>
<td>9</td>
<td>74</td>
<td>15</td>
<td>100</td>
</tr>
<tr>
<td>4</td>
<td>34</td>
<td>10</td>
<td>74</td>
<td>16</td>
<td>100</td>
</tr>
<tr>
<td>5</td>
<td>42</td>
<td>11</td>
<td>91</td>
<td>17</td>
<td>100</td>
</tr>
<tr>
<td>6</td>
<td>52</td>
<td>12</td>
<td>91</td>
<td>18</td>
<td>100</td>
</tr>
</tbody>
</table>

Under the condition that output current corresponds to sine wave (peak: 400mA) and the output PWM duty is 80% (max), a rough calculation shown below is gained.

\[
P(\text{sin}) = \left( P(400\text{mA} \times 4\%, 80\% \times 4\%) + P(400\text{mA} \times 14\%, 80\% \times 14\%) + P(400\text{mA} \times 25\%, 80\% \times 25\%) + P(400\text{mA} \times 34\%, 80\% \times 34\%) + P(400\text{mA} \times 42\%, 80\% \times 42\%) + P(400\text{mA} \times 52\%, 80\% \times 52\%) + P(400\text{mA} \times 59\%, 80\% \times 59\%) + P(400\text{mA} \times 67\%, 80\% \times 67\%) + P(400\text{mA} \times 74\%, 80\% \times 74\%) + P(400\text{mA} \times 80\%, 80\% \times 80\%) + P(400\text{mA} \times 86\%, 80\% \times 86\%) + P(400\text{mA} \times 91\%, 80\% \times 91\%) + P(400\text{mA} \times 94\%, 80\% \times 94\%) + P(400\text{mA} \times 97\%, 80\% \times 97\%) + P(400\text{mA} \times 99\%, 80\% \times 99\%) + P(400\text{mA} \times 100\%, 80\% \times 100\%) \right) / 16
\]

\[
P(400\text{mA} \times 4\%, 80\% \times 4\%)\]

is the power consumption under the condition that drive current is 400mA \times 4\% and output duty is 80\% \times 4\% in rectangle-wave drive. It is calculated from (Formula 4).

The power consumption of the output stages depends on conditions, such as the control method, output peak current, and output duty. Figure 8.1 shows the power consumption of the outputs in rectangle-wave drive, and Figure 8.2 shows the approximate calculation result of the power consumption of the outputs in sine-wave drive.

**Figure 8.1 Power consumption of output stages in rectangle-wave drive**

**Figure 8.2 Power consumption of output stages in sine-wave drive**

- Power consumption of IC
  The final power consumption \( P \) (total) is calculable as follows.

When output current corresponds to the rectangle wave of 400mA, and the output duty is 80%,

\[
P \text{ (total)} = P \text{ (logic)} + P \text{ (reg)} + P \text{ (out)}
\]

\[
= 0.036W + 0.035W + 0.368W
\]

\[
= 0.439W
\]

Please design heat dissipation after evaluating the thermal design for the board by referring to the above calculated values.
9. Power dissipation

The relation of the ambient temperature ($T_a$), the junction temperature ($T_j$), and the heat resistance ($R_{th(j-a)}$) between the ambient temperature and the junction is as follows.

$$T_j = T_a + P_{(total)} \times R_{th(j-a)}$$

The absolute maximum rating of junction temperature ($T_j$) is 150°C. Permissible power consumption ($P_{(total)}$) depends on $T_a$ and $R_{th(j-a)}$. When ambient temperature is high, permissible power consumption becomes small accordingly. When heat resistance is high, permissible power consumption becomes small accordingly.

(Reference) Relation of power dissipation and ambient temperature

![Graphs showing power dissipation vs. ambient temperature for two different packages: SSOP16 and QFN16.](image)

When QFN package is mounted on one side board assuming $R_{th(j-a)}$ is 160°C/W), $T_j$ which corresponds to each $T_a$ is calculated as follows. The usage condition is above-mentioned $P_{(total)}$ is 0.439W.

- When a motor is used at the ambient temperature of 0°C, $T_j = 0°C + 160°C/W \times 0.439 (W) = 70°C$
- When a motor is used at the ambient temperature of 25°C, $T_j = 25°C + 160°C/W \times 0.439 (W) = 95°C$
- When a motor is used at the ambient temperature of 60°C, $T_j = 60°C + 160°C/W \times 0.439 (W) = 130°C$
- When a motor is used at the ambient temperature of 80°C, $T_j = 80°C + 160°C/W \times 0.439 (W) = 150°C$

To reduce heat generation of the IC,
- Use a multilayer board instead of one-side board to reduce heat resistance.
- Supply a power supply to the hall device from VM power supply to reduce the power consumption of an internal regulator.

Degradation of the IC becomes fast if the junction temperature is high. In order to provide higher reliability, please use the IC under the condition that $T_{(ave)}$ is 105°C or less.

$$T_j(ave) = T_j(ON) \times \text{ON Duty} + T_j(Off) \times \text{OFF Duty}$$

In case of operating the IC at the ambient temperature of 60°C for 8 hours (average) per one day,

$$T_j(ave) = 130°C \times 8\text{hr}/24\text{hr} + 60°\text{C} \times (16\text{hr}/24\text{hr}) = 83.3°C$$

Please design heat dissipation with enough margin after evaluating the thermal design for the board by referring to the above calculated values.
IC Usage Considerations

Notes on handling of ICs

(1) The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings. Exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.

(2) Use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over current and/or IC failure. The IC will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly or when an abnormal pulse noise occurs from the wiring or load, causing a large current to continuously flow and the breakdown can lead smoke or ignition. To minimize the effects of the flow of a large current in case of breakdown, appropriate settings, such as fuse capacity, fusing time and insertion circuit location, are required.

• Points to remember on handling of ICs
  • (1) Over current Protection Circuit
    Over current protection circuits (referred to as current limiter circuits) do not necessarily protect ICs under all circumstances. If the over current protection circuits operate against the over current, clear the over current status immediately.
    Depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the over current protection circuit to not operate properly or IC breakdown before operation. In addition, depending on the method of use and usage conditions, if over current continues to flow for a long time after operation, the IC may generate heat resulting in breakdown.

  • (2) Thermal Shutdown Circuit
    Thermal shutdown circuits do not necessarily protect ICs under all circumstances. If the thermal shutdown circuits operate against the over temperature, clear the heat generation status immediately.
    Depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the thermal shutdown circuit to not operate properly or IC breakdown before operation.
RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.

- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA’s written permission, reproduction is permissible only if reproduction is without alteration/omission.

- Though TOSHIBA works continually to improve Product’s quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS’ PRODUCT DESIGN OR APPLICATIONS.

- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative.

- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.

- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.

- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.

- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.

- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.

- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.