APPLICATION NOTE (Summary) TC90106FG

1. Overview


TC90106FG is video decoder which has three ADCs. It supports input signal of CVBS, Y/C, and YCbCr up to 525p/625p. In addition, it has picture quality improver and vertical enhancer.


2. Feature

- ITU-R BT.656 format output for CVBS, Y/C, 525i and 625i input signal
- 8 bit 54MHz clock mode embedded SAV and EAV for 525p, 625p input signal
- Built-in picture quality improver and vertical enhancer
- Operated by I²C Bus control
- Power supply : 3.3V, 2.5V, 1.5V
- Package : LQFP 64pin 10 x 10 mm (LQFP64-P-1010-0.50E)

3. An example of application circuit

Figure 3-1 is an example of Application circuit. It requires device for displaying the ITU-R BT.656 signal and I²C control device.





4. Terminal Function

(1) PLL Block for generating system clock

TC90106FG has a PLL circuit which generates system clock. In addition, system clock synchronizes with horizontal synchronization signal of input signal. Please refer to another document about an example of PLL circuit.

- Terminal 3: It outputs signal of an internal DAC.
 DAC output is HPLL phase comparator signal. It outputs 6.75MHz and inputs the emitter follower output signal to terminal 6 via 0.01µF after connecting R and C.
- Terminal 5: It is a terminal for VCO control. This is a terminal of control signal for oscillated internal VCO. It connects 1500pF between terminal and GND.
- Terminal 6: It inputs signal of HPLL.
 It inputs 6.75MHz output signal from terminal 3. It is connected internal phase comparator.
 It makes the phase comparison with the divided signal from VCO output signal to 6.75MHz rate, and it controls VCO.
- (2) The block for the crystal oscillator It uses the crystal oscillator of the 42MHz fundamental type. Please refer to the "<Supplementary explanation related to the peripheral circuit>".
- (3) I²C terminal
 - Terminal 13: It is input signal for SDA of I²C control.
 - Terminal 14: It is input signal for SCL of I²C control.

Withstand voltage of terminal for SDA and SCL are 5V.

Terminal 43: It is for slave address setting.

When terminal voltage is 3.3V, slave address is B2. When terminal voltage is GND, it is B0.

- (4) Reset control
 - Terminal 15: It is for RESET control. It is usually 3.3V(High). Please set to GND (LOW) level when It makes a reset.

Period of the reset(Low), the video output are set to high impedance.

- (5) Digital output
 - Terminal 17 (MSB), 18, 20, 21, 24, 25, 26, 27 (LSB): They are for output video signal. They connect to the next stage via a damping resistor.
 - Terminal 30: It is for digital clock output. It outputs 27MHz at ITU-R BT.656 mode. In addition, it outputs 54MHz when input signal is component input (525p/625p) mode. It connects to the next stage via a damping resistor. Clock Polarity is set by the INVCK of Sub address 29h.
- (6) Synchronous signal output. It outputs ITU-R BT.656 signal and synchronous signal.
 - Terminal 31: It outputs Vertical synchronous signal. It connects to the next stage via a damping resistor. Signal phase is set by HV601 of Sub address 25h and polarity is set by PVPOLE of sub address 29h.

• Terminal 32: It outputs Horizontal synchronous signal. It connects to the next stage via a damping resistor. Polarity is set by PHPOLE of Sub address 29h.

- (7) Other signal output
 - Terminal 33: It outputs Field signal. It connects to the next stage via a damping resistor. Polarity is set by PFPOLE of Sub address 29h.
 - Terminal 35: It outputs Enable signal. It connects to the next stage via a damping resistor.
 - Terminal 38: It outputs detection signal of presence for the signal condition or non-signal condition. It can set ON / OFF function of operating independently from the I²C read. Setting of detection sensitivity is set by Sub address 26h at NOSIG_MODE[1:0], NOSIG_O,NOSIG_VE[1:0], NOSIG_VS[1:0].

ON / OFF function of the terminal 38 is set by the Sub address 00h NOSIG_EN. Setting of the detection sensitivity is only valid in the terminal 38.

(8) Input signal

Selection of the input signal format is set by INSEL[1:0] of Sub address 01h. Selection of CVBS input terminal is set by YSWSEL[1:0] of Sub address 02h. Selection of YCbCr1 and YCbCr2 input or Y/C1 and Y/C2 input are set by YCBCR_SEL [1:0] of Sub address 03h.

Selection of 525i/625i or 525p/625p in YCbCr input is set by PROGSEL of Sub address 02h. (525i and 625i, or 525p and 625p are automatic detection)

In addition, it has a detection circuit of 525p/625p independently at NOSIGD2 of Read register.

Terminal 49, 51, 53: Input terminal of CVBS signal.

Input CVBS signal amplitude adjust 0.7Vpp between sync bottom and white 100%, and it inputs each terminals through 0.47µF capacitor.

The color decoder system corresponds to the world wide system.

It has a manual setting and automatic detection mode.(Sub address:02h)

Pedestal offset level of output can select at NTSCJM of Sub address 03h.

Color system detection method has four type.	It can select detection mode at FSCAUTO of Sub address 02h.
--	---

Register(01h) FSCAUTO	Mode	fsc detection	Detail
00	Manual	-	Color system is set by manual control at register:TVM0-TVM3 (TVM0 - TVM3 = Bank 00h Sub address:01h)
01	Europe	4.4336MHz 3.57954MHz	Priority of detection : 4.43MHz PAL \rightarrow NTSC \rightarrow SECAM (It cannot detect PAL of 3.58MHz)
10	South America	3.57954MHz 3.5756MHz 3.5820MHz	Priority of detection : 3.58MHz PAL→ 3.58MHz NTSC (It cannot detect fsc of 4.43MHz)
11	Full multi	4.4336MHz 3.57954MHz 3.5756MHz 3.5820MHz	Priority of detection $: PAL \rightarrow NTSC \rightarrow SECAM$

There is no priority for vertical frequency (50/60Hz).

VD output is controlled by register VDSEL (Sub address 1Eh).

00 : It synchronizes with input signal continuously.

01 : When it detects no signal input, to use the most recent detection result.

1*: VD frequency is set by the value of register TVM[2], when FSCAUTO is [00].

• Terminal 55: It is a Y signal input terminal for YCbCr1 or Y/C1.

The Y signal amplitude adjust 0.7Vpp between sync bottom and white 100%, and it inputs the terminal through 0.47μ F capacitor.

- Terminal 57: It is a Cb1 input terminal for YCbCr1 or C input terminal for Y/C1. The Cb1 signal at 100% color is adjusted to 0.7Vpp, and it inputs the terminal through 0.47µF capacitor.
- Terminal 58: It is a Cr1 input terminal for YCbCr1 or C input terminal for Y/C1. The Cr1 signal at 100% color is adjusted to 0.7Vpp, and it inputs the terminal through 0.47µF capacitor.
- Terminal 60 : It is a Y signal input terminal for YCbCr2 or Y/C2. The Y signal amplitude adjust 0.7Vpp between sync bottom and white 100%, and it inputs the terminal through 0.47µF capacitor.
- Terminal 62: It is a Cb2 input terminal for YCbCr2 or C input terminal for Y/C2. The Cb2 signal at 100% color adjust 0.7Vpp, and it inputs the terminal through 0.47µF capacitor.
- Terminal 64: It is a Cr2 input terminal for YCbCr2 or C input terminal for Y/C2. The Cr2 signal at 100% color adjust to 0.7Vpp, and it inputs the terminal through 0.47µF capacitor.

<Supplementary explanation related to the peripheral circuit>

Oscillation block by the crystal oscillator

It shows an example of the fundamental oscillation circuit.

Please select a constant of parts from evaluating the oscillation characteristics in the board.


Please choose the crystal oscillator of the fundamental frequency 42MHz, and small frequency deviation. The frequency deviation influences the pull-in range of fsc.

When deviation is + 50ppm, the center of the pull-in range of fsc is shifted to the + 179Hz at NTSC and 222Hz at PAL. e.g. 179Hz (50ppm of 3.579545MHz) at NTSC and 222Hz at PAL.

When pull-in range is -500Hz to +500Hz, the frequency range shifts to (-500+179)=-321Hz to (+500+179)=+679Hz at NTSC.

The pull-in range of fsc is possible to change by 16h_D6,


- Normal Mode 16h D6=0 fsc±500Hz
- Wide Mode 16h_D6=1 fsc±800Hz



Peripheral circuit of PLL block

In this part, it gets the VCO output which is locked to the input horizontal synchronization signal by the PLL circuit.

The following circuit is an example circuit.



5. Picture quality adjustment

- 5.1. Y signal processing
- 5.1.1. Vertical enhancer

This function is detection of the non-correlation component in the vertical direction. It is possible to set the vertical direction coring, gain and nonlinear-characteristics Related registers, Sub address 04h:GVENH[2:0], VEN[1:0] Sub address 03h:VEC[1:0]

5.1.2. LTI (Y edge correction)

The inclination correction of the horizontal edge of Y signal. Related registers, Sub address 07h:FLTI Sub address 06h:GLTI[1:0], LTILIM[1:0]

5.1.3. Sharpnessf0 is selectable from 4.2MHz or 3.3MHz. It is independent of LTI.Related registers, Sub address 05h:FENH, GHENH[4:0]

5.1.4. Noise canceller

f0 is common setting to sharpness.

Related registers, Sub address 05h:FENH, NCLIM[1:0] Sub address 04h:GNC[1:0]

5.1.5. Contrast control

Control range is 0.5 times to 2.4 times. Related registers, Sub address 08h:YCONT[7:0] Note. Output might be saturated when the input is large.

5.1.6. Brightness control

Adjustment for setup level in the effective picture period. Related registers, Sub address 09h:YBRIT[7:0]

5.1.7. Mute control

This is mute function.

Y output is fixed to the pedestal level, and Cb/Cr output is fixed to the center level. Related register, Sub address 0Dh:MUTE

5.2. Chroma signal processing

5.2.1. ACC (Auto Color Control)

It is available for CVBS and Y/C input. Reference level is set by ACC register. Related registers, Sub address 0Eh:ACC[3:0]

5.2.2. Killer control

It is available for CVBS input and Y/C input. Sensitivity is set by CKILL register. When it detects no color, CVBS signal is outputted to Y output. Related registers, Sub address 0Eh:CKILL[2:0], 3LOFF

5.2.3. HUE control

It is available for CVBS input and Y/C input of NTSC signal. It can control Demodulation phase adjustment and demodulation angle adjustment. Related registers, Sub address 0Ch:HUE[6:0], 0Dh:HUE BIAS[5:0]

5.2.4. Sub color gain control

It can control Cb/Cr gain independently at an effective picture period. Gain control range : 0.5 times to 1.4 times Related registers, Sub address 0Ah:RGAIN[3:0], BGAIN[3:0]

5.2.5. Cb/Cr Offset adjustment

It can control Cb/Cr offset independently at an effective picture period. Offset control range is -8LSB to +7LSB. Related registers, Sub address 0Bh:ROFS[3:0], BOFS[3:0]

5.2.6. CTI (Color edge correction)

The inclination correction of the horizontal edge for Cb and Cr signal. Related registers, Sub address 07h:FCTI, CTILIM[1:0], GCTI[1:0]

5.2.7. Filtering of Cb / Cr output stage

It can control a band-limited to the Cb / Cr signal output. Related registers, Sub address 14h:FILON[1:0]

5.2.8. Muting of Cb / Cr

It can set mute control only color signal output. Related registers, Sub address 0Dh:C MUTE

6. Other features

6.1. Blue back control

It automatically outputs the blue picture by detecting the non-signal. Picture color is set at Sub address 33h, 34h and 35h. Detection sensitivity is set by following register. Related registers, Sub address 32h: BBACK_MODE[1:0], BBACKVE[1:0], BBACKVS[1:0], BBACK_AUTO, BBACK

Sub address	33h: BBACKY[7:0]
Sub address	34h: BBACKCB[7:0]
Sub address	33h: BBACKCR[7:0]

6.2. Power-down and power-saving of ADC

It has one 10bit ADC for CVBS/Y signal and two 8bit ADCs for color signal. These ADC's operation status can be controlled by register. Related registers, Sub address 38h: ADPWD10, ADPW8, ADPWS10, ADPWS8

6.3. NTSC-M mode

Input signal for NTSC is designed as NTSC-J. It has exclusive register for NTSC-M. It can control pedestal level and gain for Y signal of NTSC-M. Related registers, Sub address 03h: NTSCJM Sub address 3Eh: BKOFST[7:0] Sub address 3Fh: BKLVL[7:0]

6.4. Read register

It can read detected results for input signal format.

7. I²C BUS setting

(1) I²C Bus control

The TC90106FG can be controlled by the l²C bus. And supported up to 400kbit/s. Slave address can be selected at terminal 43. (Low : B0h / High : B2h)

It shows the basic of the bus control in Figure 7-1. Basic transfer is order is : slave address - sub-address - data.




Figure 7-1 Bus control timing (Basic mode)

It shows the write mode and auto-increment mode is shown in Figure 7-2 and Figure 7-3.




Figure 7-2 Bus control timing (Write mode)




Figure 7-3 Bus control timing (auto increment mode)

It shows the reading format of the set value & status (50h to 54h) in Figure 7-4.





Figure 7-4 Bus control timing (Read mode)

(2) Points of view for register table

Introduction for register table and the bus set value for operating the TC90106FG. Please refer to the example of setting, and try the settings for each register.

Setting example when CVBS1 input. Output is 27MHz.



D4	D3	D2	D1	D0
VE	C[1:0]			
V enhai	nce coring			
00: OFF 01: 0.8IR 10: 1.6IR 11: 2.3IR	RE RE	_ ↑	-	_

Set the default value

Figure 7-5 How to use the register table

(3) Register table

	(3) Register table					(note) : P	Part of	set the initi	al value
Sub	INIT CVBS 525i 525p	D7	D6	D5	D4	D3		D1	D0
00.0	24h 00h 00h 00h	MCDCKOFF	NOSIG EN	-	=IX[1:0]	OPINSEL	MUTE		k[1:0]
	The D5 and D4 set to 00,	Clock stop	DETSIG High-Z		ut Fixing	DATA MSB/LSB change	Video mute		select
	IC becomes an output state.D2 set to 0. It is necessary to set Sub address:00h	0: Active 1: Stop	0: High-Z 1: OUTPUT	00: OU 01: Hig 10: L F 11: H F	∣h-Z ïx	0: Normal 1: swap	0: Normal 1: Mute ON	00: MCD (Multi 01, 10, 11 : unu	
	03h 03h 83h 83h	INSE	EL[1:0]	TVM3	TVM2	TVM1	TVM0	FSCAU	JTO[1:0]
	It sets input format at D7	Input sig	nal select	fsc	FV	PAL	SECAM	Video system d	etect mode select
01h	and D6.It selects CVBS or Y/C or YCbCr. D1 and D0 are for method of video system detection.	01: Y/C (10: YCbCr (Co	CVBS signal) Y/C signal) omponent signal) nusable	0: 3.58MHz 1: 4.43MHz	1: 4.43MHz 1: 50Hz		0: Not SECAM 1: SECAM		pt 443)
	02h 02h 02h 12h	YSWS	SEL[1:0]		SEL[1:0]	DCOMBOFF	443NT		R656MODE
	D7 and D6 is the selection	CVBS	S select		, D2(525p/625p) etting	YC separation	443NT separation		Rec656 Version select
02h	of the input terminal of CVBS (terminal 49, 51 and 53). When input the D2 of YCbCr, set the D4 to 1.	01: C 10: C	CVBS1 CVBS2 CVBS3 nusable	01	: D1 : D2 nusable	0: 3Line separation 1: BPF separation	0: 2H comb 1: 4H comb	_	0: 656-3 1: 656-4 later
	00h 00h 00h 00h		_SEL[1:0]	NTSCJM	VE	C[1:0]			
03h	D7 is for selection of YCbCr input terminal .	Select the Y	CbCr or_Y/C	NTSCJ NTSCM		nce coring : OFF	_	_	_
	(terminal 55, 57, 58 or terminal 60, 62, 64)	0: YCbCr(Y/C)1 1: YCbCr(Y/C)2	1: CbCr(C) swap	0: NTSC-J 1: NTSC-M	10:	0.8IRE 1.6IRE 2.3IRE			
	00h 00h 00h 00h		GVENH[2:0]			N[1:0]		[1:0]	PRENH
	D7 to D3, (03H_D4, D3)		V Enhance gain			turning point	Noise ca		Pre Enhance
04h	are for setting of the		000: OFF			6IRE	00:	0FF ×1/4	0: OFF
	enhancer. Reference	001· G	ain min to 111: Ga			9IRE 13IRE	-	×1/4 ×1/2	1: ON
	setting value is D8h					16IRE	11:		
	00h 00h 00h 00h			GHENH[4:0]				V[1:0]	FENH
			S	harpness gain			Noise can		Sharpness : fo
05h	D7 to D3 are for setting of		00000:	OFF⇒00001⇒0)1111: +gain		00: 0		0.001
	the sharpness. Reference setting value is 19h.		1111	1: -gain←10001	←00000: OFF		01: 1	.6IRE .2IRE	0: 3.3MHz 1: 4.2MHz
	setting value is roll.		(D7:	0 is +gain, D7 : ′	1 is -gain)	11: 6.4IRE			1. 4.2101112
	08h 08h 08h 08h	GLT	[[1:0]	LTIL	IM[1:0]	SET DELAY[3:0]			
			gain	LTI co	ring level		Chrominance	delay setting	
06h	D7 to D4 are for setting of		OFF		0.8IRE				
	LTI. Reference setting value is 48h.		×1/8 ×1/4	01: 1.6IRE 10: 3.2IRE		0000): -296ns to 1000:		59ns
	value is 401.		×1/4 ×1/2		6.4IRE		(37ns	step)	
	00h 00h 00h 00h		FI[1:0]		IM[1:0]	FLTI	FCTI		TRAPOFF
	· · · ·	CTI	gain	CTI co	ring level	LTI fo	CTI fo		BSRCY 9MHz
07h	D7 to D4 are for setting of		OFF		0.4IRE			_	Trap OFF
0/11	CII. Reference setting		×1/8		D.8IRE	0: 3.3MHz	0: 1.7MHz		0: Trap ON
	value is 80h.		×1/4 ×1/2		1.6IRE 3.2IRE	1: 2.2MHz	1: 3.4MHz		1: Trap OFF
	40h 40h 40h 40h		~1/2	11.		L CONT[7:0]			
08h	D7 to D0 are for setting of					ntrast control			
	contrast.				00h: ×1/2 to	40h: ×1 to FFh: ×2.4	1		
	00h 00h 00h 00h					′BRIT[7:0]			
09h	D7 to D0 are for setting of				<u>v</u>	s (Y output offset)			
0.011	brightness.					to 0111 1111: +127			
	00h 00h 00h 00h			N[3-0]	-127L	SB: 1000 0000 to 11		VI[3•0]	
0Ah	D7 to D0 are for setting of		RGAII Cr outp			BGAIN[3:0] Cb output gain			
0/11	Cb and Cr Gain.		1000: ×1/2 to 0000	¥	1.4		1000: ×1/2 to 0000	¥	
	00h 00h 00h 00h		ROFS						
0Bh	D7 to D0 are for setting of		Cr outp				BOFS[3:0] Cb output offset		
	Cb and Cr offset.	1	1000: -LSB to 000		SB		1000: -LSB to 0000		
	Cb and Cr offset.	1	1000: -LSB to 000	0: 0 to 0111: +L	SB		1000: -LSB to 0000): 0 to 0111: +LSB	

TC90106FG

Sub	INIT	CVBS	525i	525p	D7	D6	D5	D4	D3	D2	D1	D0	
	00h	00h	00h	00h					RDDLY				
	D7.1	D4						HUE phase adjus	stment			-	
0Ch		D1 are		U								0: Cb front	
	HUE	phase	adjustr	nent.		1000000: -44.3° to 0000000: 0° to 0111111: +43.6°						1: Cr Delay	
	00h	00h	00h	00h			HUE	BIAS[5:0]			MUTE	C MUTE	
	D7 to [D2 are t	for setti	ng of			н	JE angle			Video mute	Color mute	
	HUE a D1and mute.	•	e for set	ting of			000000: 0°	° to 111111: +45°		0: OFF 1: ON	0: OFF 1: ON		
	08h	08h	08h	08h	3LOFF		CKILL[2:0]	ACC	[3:0]				
				T 1A1	Color killer		Color killer leve	el		ACC	C level		
0Eh	Usua	ally, It u sett		HAL	0: color killer on 1: color killer off	000° -40dB to 111° -30dB 0000° min t					n to 1111: max		
	A0h	A0h	A0h	A0h		2BPFOFF	2BTR	OLDTR2	OLDTR3		TOFON[2:0]		
						2'ndBPF/TRAP	2'ndBPF/TRAP	TRAP1	TRAP2	Take off filter (I	Demodulation input	bandwidth limit)	
0Fh	Usua	ally, It u	ses INI	INITIAL –							000: OFF		
		sett	ing.			0: ON	0: Trap	0: OFF	0: OFF		001: BPF ON		
						1: OFF	1: BPF	1: ON	1: ON	(010: Min to 111: M	ax	

Sub	INIT CVBS 525i 525p	D7	D6	D5	D4	D3	D2	D1	D0
10h	82h82h82hD5 to D2 are for setting of clamp function.Usually, It uses INITIAL	_	_	Sync tip cl 00:	MP[1:0] amp for ADC AUTO rcing ON	FBCLP_0 FB clamp ON 00: A 01: Forc	OFF control	_	_
	setting.			1*: For	cing OFF	1*: Forci	ng OFF		
11h	13h13h12h12hThese are for setting of digital clamp.	YCLPON Y digital clamp 0: OFF 1: ON	FSCTRAP fsc trap ON for clamp 0: OFF 1: ON		-	_	_	_	CADFILON C input LPF 0: OFF 1: ON
12h	00h 00h 00h 00h Fixed to initial value.		_		_	_			_
13h	D6h D6h D6h D6h Usually, It uses	illy, It uses -		_	_	NCOEV SECAM De-Emphasis	Y trap pe	CGAIN[2:0]	or SECAM
	INITIAL setting.					0: Normal 1: UP	000:	×0 to 111: ×0.437	5 [110]
14h	00h 00h 00h 00h	_	_	_	_	_	_	Decoder or 00: 01: Wi 10: Nar	N[1:0] utput IIR filter OFF de band row band w PASS
15h	00h 00h 00h 00h Usually, It uses INITIAL setting.	_	_	fsc loc 00 01 10	CH[1:0] k period : 3V : 4V : 5V : 6V		WIDEGATE 443 detection gate width select 0: Narrow 1: Wide	_	_
16h	00h 00h 00h 00h Usually, It uses INITIAL setting.	BFD2 BGP search for DET443 0: OFF 1: ON	FSCWIDE fsc lead-in expand 0: Normal 1: Wide	DIZY Dither correction 0: OFF 1: ON	OUTPEAK Out peak limit 0: OFF 1: ON	_	RBCHG Cb/Cr swap 0: Normal 1: change	_	_

TC90106FG

Sub	INIT	CVBS	525	525n	D7	D6	D5	D4	D3	D2	D1	D0	
Sub	10h	10h	525i 10h	525p 10h		GCLPWIDTH[2:0]	-	SELGCLP	D3)LY[3:0]	DU	
	1011	1011	1011	1011				Y clamp					
17h	ι	Jsually	, It use	s	Y cl	amp pulse width s	etup	position		Y clamp pulse	position setup		
	I	NITIAL	setting			to 000: 2.37µs to	•	0: Sync Tip		•	±0μs to 0111: +1.0)3μ s	
						5MHz D2: 13.5N		1: Pedestal		•	02: 13.5MHz step)		
	10h	10h	10h	10h		RBCLPWIDTH[2:0		SELRBCLP		RBCLPDLY[3:0]			
18h		Jsually	Ituco		Cr/Cb	clamp pulse width	n setup	Cr/Cb clamp position		Cr/Cb clamp position setup			
1011		NITIAL				to 000: 2.37µs to		0: Sync Tip		•	±0μs to 0111: +1.0)3μs	
			ocung		(D1: 6.7	5MHz D2: 13.5N	1Hz step)	1: Pedestal		(D1: 6.75MHz D	02: 13.5MHz step)		
	3Bh	3Bh	3Bh	38h				•			HGA	IN[1:0]	
											AFC gair	n selection	
19h		00 are f		•			_		_			al is 525p format.	
	It need			garding							11: Input sign		
		input	signal.								525i form		
	87h	87h	87h	87h							01 or 10: Unu	sable	
1Ah	0711	0/11	0/11	0711			_			-	_		
17 41	Fix	ed to ir	nitial va	ue.									
	25h	25h	25h	25h									
1Bh							_		_		-		
	FIX	ed to ir	nitiai va	ue.									
	1Fh	1Fh	1Fh	1Fh									
1Ch	Fixed to initial value.			-				-					
	FIX		iilidi va	ue.									
	00h	00h	00h	00h				CTRL[5:0]			SLSEL		
1Dh	ι	Jsually	. It use	s ·			Horizontal refer	ence phase adjust	ment		H separation level	_	
		NITIAL				100000 : -4.74μ	s to 000000: ±0µ	us to 011111: +4.59	9μs (1/6.75MHz step)		0: 30%		
	00h	00h	00h	00h			•				1:40%		
	UUN	UUN	UUN	UUN	Vortical r	VHPH[2:0] reference phase ad	diustmont					EL[1:0] out control	
				ŀ	venticari	elerence phase at					00: Always synch		
1Eh		Jsually						-	-	-	01: keep DET50	•	
	I	NITIAL	setting		011: +3H to	000: center(typ.)	to 100: -4H				just before N		
											1*: TVM2 at FSC	AUTO=00	
	81h	81h	81h	81h							FIELDET		
											Field		
											Identification for		
											Nonstandard		
1Fh	ι	Jsually	, It use	S		-		-	-	-	Signal	-	
	I	NITIAL	setting								0: ODD/EVEN		
											output reverse		
											(every 1V)		
											1: Low		

Sub	INIT	CVBS	525i	525p	D7	D6	D5	D4	D3	D2	D1	D0	
20h	00h	00h	00h	00h	_	-	_		-	—	-	—	
21h	00h	00h	00h	00h	_	-	_		-	—	-	—	
22h	00h Fixe	00h ed to in	00h itial val			_		_		_		-	
23h	00h Fixe	00h ed to in	00h itial val			_		_	_			-	



Sub	INIT	CVBS	525i	525p	D7	D6	D5	D4	D3	D2	D1	D0								
24h	00h	00h	00h	00h	_	-	_	-	_	_	_	-								
25h		-	00h It uses setting		_	HV601 656VD Pulse Output switching 0: 656 VD 1: 601 VD	_	_	_	_		_								
	00h	00h	00h	00h		NOSIG_M	DE[1:0]	NOSIG_O	NOSIG_	VE[1:0]	NOSIO	6_VS[1:0]								
						Detect co		DETSIG polarity	End			art V								
26h		Usually, It uses INITIAL setting.		INITIAL setting.		INITIAL setting.		INITIAL setting.					_	0:H detection (V latch) 1:H detection (No V latch)	0: H detection only 1: H, V, fscLOCK detection	0:High when there is signal 1:Low when there is signal	00: same tir 01: afte 10: afte 11: afte	ne NOSIG er 3V er 5V	00: same 01: a 10: a	time NOSIG Ifter 3V Ifter 5V Ifter 7V
	00h	00h	00h	00h			H[3:0]			VDPH	-[3:0]									
27h	ι	Usually, It uses				tal phase adjustm			Vertica	al phase adjustmer	nt for digital output	signal								
	11	NITIAL	setting		1000	0: -1.185µs to 0000): 0µs to 1111: +	-1.04μs		0000: 0H to	1111: +15H									
28h	10h 10h 10h 10h		10h ue.		-		_	-	-		_									
	00h	00h	00h	00h	PHPOLE	PVPOLE	PFPOLE	THRHV	SEL_BLK		CLP	INVCK								
29h			, D0 an		HD polarity select	VD polarity select	Field polarity	H,V-OUT select	Setup BLK Process	_	Pedestal clip	Clock polarity								
			, CLOC	'	0: Positive 1: Negative	0: Positive 1: Negative	0: Positive 1: Negative	0: ITU-R BT.656 mode 1: through	0: forced 1: through		0: OFF 1: ON	0: Positive 1: Negative								
	00h	00h	00h	00h		EN_PIX	H_S[3:0]			EN_PIXH_W[3:0]										
2Ah	ι	Jsually	It uses	6	Fine tun	e horizontal start p	hase of picture	processing	Fine tune horizontal picture processing period											
			setting		1000	: -1.185µs to 0000	: ±0µs to 0111:	+1.04μs	1000:	-1.185μs to 0000	: ±0µs to 0111: +1	.04µs								
2Bh	00h Fixe	00h ed to in	00h itial val	00h ue.	-	_	_	_	-		_									
2Ch	00h Fixe	00h ed to in	00h itial val	00h ue.		-	_			-	_									
2Dh	20h Fixe	20h 20h 20h 20h Fixed to initial value.				-	_		-	_	_	_								
2Eh	00h 00h 00h 00h Fixed to initial value.					-	_			-	-									
2Fh	00h 00h 00h 00h Fixed to initial value.						_				_									

TC90106FG

Sub	INIT	CVBS	525i	525p	D7	D6	D5	D4	D3	D2	D1	D0		
30h	00h	00h	00h	00h	-	_	-	-	-	-	_	_		
31h	00h	00h	00h	00h	_	_	_	_	_	_	_	_		
0 111	00h	00h	00h	00h	BBACK	MODE[1:0]	BBAC	KVE[1:0]	BBACK	/S[1:0]	BBACK AUTO	BBACK		
			L			itching condition		ck END V	Blue Bac		Forcing B_BACK ON/OFF	Change to Blue Back when no signal		
32h	it outp	outs a s	is no s specifie le imag	ed blue	0: H detection (V latch) 1: H detection (No V latch)	0: H detection only 1: H, V, fscLOCK detection	01: a 10: a 11: a	time NOSIG ifter 3V ifter 5V ifter 7V i=1, it sets to 00)	00:same tir 01: aft 10: aft 11: aft	er 3V er 5V	0: OFF(Normal) 1: ON(Forced)	0: OFF 1: ON		
	00h	00h	00h	00h			(Which ozh be		BACKY[7:0]					
33h				data of					lue Back Y					
	th	ne func	tion 32	2h.	00h(16h): Black to FFh: white									
	00h	00h	00h	00h				BB	ACKCB[7:0]					
34h	It sets	the blu	e back	data of		Blue Back Cb								
	th	ne func	tion 32	2h.				00h to 8	0h: center to FFh					
	00h	00h	00h	00h				BB	ACKCR[7:0]					
35h	It sets	sets the blue back data of							ue Back Cr					
	th	ne func	tion 32	2h.				00h to 8	80h:center to FFh					
36h	00h	00h	00h	00h	—	_	-		_	-	_	_		
37h	00h	00h	00h	00h	—		_		_	_		_		
	F0h	F0h	F0h	F0h	ADPWD10	ADPWD8	ADPWS10	ADPWS8						
	Whon	CVRS	innute	it can	10bit ADC	8bit ADC	10bit ADC	8bit ADC						
38h	When CVBS inputs, it car save the current using			Power down	Power down	Power save	Power save			-	-			
	8bit ADC OFF function. 00h 00h 00h 00h 00h 00h 00h 00h				0: Power down	0: Power down	0: Power save	0: Power save						
			1: Normal	1: Normal	1: Normal	1: Normal								
39h			—	_	—	_	_	-	-	—				
3Ah			—	—	—	—	_	-	_	_				
3Bh		00h 00h 00h 00h		—	—	—	—	_	-	_	_			
3Ch	00h	00h	00h	00h	—	—	—	—	_	-	_	_		
3Dh	00h	00h	00h	00h	_	_	—	_	-	—		-		
	00h	00h	00h	00h					KOFST[7:0]					
3Eh	lt c	ontrols	NTSC	С-М.					M offset control					
							80h: -128L		SB (8bit) recommend	lation is 11110101				
0.51	00h	00h	00h	00h					KLVL[7:0]					
3Fh	lt c	ontrols	NTSC	C-M.					-M gain control	4				
	-							00n: ×1/2 to	40h: ×1 to FFh: ×2.	4				
	For r	read	data	1										
Sub					D7	D6	D5	D4	D3	D2	D1	D0		
					DET50	NOSIG	NOVP	FIELD	HLOCK	H/VSTD	-	NOSIGD2		
50h	fo		cted da		Field frequency	No-signal detection	V-Sync detection	Field detection	H LOCK	H-V standard	Fixed to 0	D2 judge		
					0: 60Hz 1: 50Hz	0: signal	0: V detection	0: ODD 1: EVEN	0: UNLOCK 1: LOCK	0: standard		0: not D2 1: D2		
					DET443	1: No signal PAL	1: No V SECAM		SEL[1:0]	1: Not standard CKILL	FSCSTD_N	FSCLOCK		
							Internal	100_	022[1.0]	ORIEL	100010_1	TOOLOOK		
- 44		Deteo	cted da	ta	4.43MHz detection	Internal PAL operation	SECAM operation	fsc de	etection	Killer detection	fsc standard	fsc lock detection		
51h	fc		nput się		0: No detection 1: detection	0: except PAL 1: PAL	0: except SECAM 1: SECAM	01: 3.57 10: 3.58	79545MHz 75611MHz 32056MHz 433MHz	0: killer off Color exists 1: killer on No color	0: standard 1: No standard	0: unlock 1: lock		
		Data	ted da	to				NOI	SE_OUT[7:0]					
52h	fo		nput sig						N detection					
	10		iput al	gnai.			0	000_0000:S/N goo	$d \rightarrow 1111_{1111:S}$	/N weak				
		Detor	nted da	ta				C	QVCD[7:0]					
53h	h Detected data for the input signal.							H counter n	umber for 1V period					
			.par 31	9.101.			· · · · · ·	0000_0000 o	r 0000_0001:standa	rd	1	I		
54h	fo		cted da		Fixed to 0	Fixed to 0	Fixed to 0	Fixed to 0	Fixed to 0	Fixed to 0	PALDET PAL detection 0:No detection	SECAMDET SECAM detection 0:No detection		
	for the input signal.		-							1:detection	1:detection			

Table 7-6 Register table


8. Control sequence for Power ON and OFF

This section is critical to the reliability assurance of the IC. Read it carefully before setting power-on/off control, reset control and I²C-BUS control timing settings accordingly. The signal input is not recommended in a state in which the power is not applied.

Power ON/OFF

The power of this IC is three. It is 1.5V and 2.5V and 3.3V.

The order of power-on and power-off of 3-system VDD (1.5V, 2.5V, 3.3V) is good with random order. However, please complete power-on and power-off of 3-system VDD within 5 second.



9. Revision History

Date	Revision	Contents
2016/03/24	1.0	First edition
2016/06/30	2.0	2nd edition
2017/04/05	2.1	 Page 1: Application circuit example Replacement figure of application circuit Page 2: Terminal function (3) I²C terminal In 5th line, change to "When terminal voltage is 3.3V, slave address is B2. When terminal voltage is GND, it is B0." Page 3: Terminal function (8) Input signal In 7th line, correction from NTSCLM to NTSCJM Page 11: Sub address 00h D1 and D0 in Register table. Change to "unusable" when Bank select setting value is 11. Page 11: Sub address 01h CVBS recommendation value in Register table. Correction from 00h to 03h. Page 13: Sub address 19h D1 and D0 in Register table. Addition to a part of HGAIN AFC gain selection. Page 13: Default setting value of sub address 18h in Register table. Correction from 00h to 25h. (4 places) Page 15: Sub address 50h, 51h, 52h, 53h, 54h in Register table. Deletion of INIT item Page 15: Sub address 50h, 54h in Register table. Change to "Fix to 0" for part of (-) Page 11 to 15: Register table It colors part of initial value in tables. Full page: Reconsidering expressive style of English sentences.

RESTRICTIONS ON PRODUCT USE

Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.

- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please
 use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without
 limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF
 NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.