
TOSHIBA



TOSHIBA CORPORATION

Semiconductor Company

Preface Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Notes and Restrictions".

CMOS 32-Bit Microcontrollers

TMP92CY23FG/TMP92CY23DFG/TMP92CD23AFG/TMP92CD23ADFG

1. Outline and Device Characteristics

The TMP92CY23/CD23A are a high-speed advanced 32-bit Microcontroller developed for controlling equipment which processes mass data.

The TMP92CY23/CD23A has a high-performance CPU (900/H1 CPU) and various built-in I/Os. TMP92CY23FG, TMP92CY23FG, TMP92CD23AFG and TMP92CD23ADFG are housed in a 100-pin flat package.

Product Name	RAM	ROM	Package
TMP92CY23FG	16K byto	256K byto	LQFP100-P-1414-0.50F
TMP92CY23DFG	16K byte	256K byte	QFP-P-1420-0.65A
TMP92CD23AFG	00K h. to		LQFP100-P-1414-0.50F
TMP92CD23ADFG	32K byte	512K byte	QFP-P-1420-0,65A

Device characteristics are as follows:

(1) CPU: 32-bit CPU (900/H1 CPU)

- Compatible with 900/L1 instruction code
- 16 Mbytes of linear address space
- General-purpose register and register banks
- Micro DMA: 8 channels (250 ns/4 bytes at fsys = 20 MHz, best case)
- (2) Minimum instruction execution time: 50 ns (at $f_{SYS} = 20$ MHz)
- (3) External memory expansion
 - Expandable up to 16 Mbytes (Shared program/data area)
 - Can simultaneously support 8- or 16-bit width external data bus ...Dynamic data bus sizing
 - Separate bus system
- (4) Memory controller
 - Chip select output: 4 channels
- (5) 8-bit timers: 6 channels
- (6) 16-bit timers: 2 channels
- (7) General-purpose serial interface: 3 channels
 - UART/synchronous mode: 3 channels (channel 0, 1 and 2)
 - IrDA ver.1.0 (115 kbps) mode selectable: 3 channels (channel 0 , 1 and 2)
- (8) Serial bus interface 2 channels
 - I²C bus mode
 - Clock synchronous mode
- (9) High Speed serial interface: 1 channels

Note: This circuit is not built into TMP92CY23.

- (10) 10-bit AD converter: 12 channels
- (11) Watchdog timer
- (12) Special timer for CLOCK

(13) Key-on wake up (only for HALT release):8 channels

(14) Program patch logic: 8 banks

(15) Interrupts: TMP92CY23: 50 interrupts, TMP92CD23A: 51 interrupts

- 9 CPU interrupts: Software interrupt instruction and illegal instruction
- 32 internal interrupts (TMP92CY23), 33 internal interrupts (TMP92CD23A)

: Seven selectable priority levels

• 9 external interrupts (INT0 to INT7 and $\overline{\text{NMI}}$): Seven selectable priority levels (INT0 to INT7 selectable edge or level interrupt)

(16) Input/output ports: 84 pins

(17) Standby function

• Three HALT modes: IDLE2 (Programmable), IDLE1, STOP

(18) Clock controller


- Clock doubler (PLL)
- Clock gear function: Select high-frequency clock fc to fc/16
- Special timer for CLOCK (fs = 32.768 kHz)

(19) Operating voltage


• $V_{CC} = 3.0 \text{ V}$ to 3.6 V (fc max = 40 MHz, f_{OSCH} max = 10MHz(TMP92CD23A))

(20) Package

• 100-pin QFP: LQFP100-P-1414-0.50F (TMP92CY23FG/TMP92CD23AFG) QFP100-P-1420-0.65A (TMP92CY23DFG/TMP92CD23ADFG)



(): Initial function after reset Note: This circuit is not built into TMP92CY23.




2. Pin Assignment and Functions

The assignment of input/output pins for the TMP92CY23/CD23A, their names and functions are as follows:

2.1 Pin Assignment Diagram

Figure 2.1.1 shows the pin assignment of the TMP92CY23FG/TMP92CD23AFG.



Note: HSSO, HSSI and HSCLK functions are not built into TMP92CY23.

Figure 2.1.1 Pin Assignment Diagram (100-pin LQFP)




Figure 2.1.2 shows the pin assignment of the TMP92CY23DFG/TMP92CD23ADFG.

2.2 Pin Names and Functions

The following table shows the names and functions of the input/output pins.

Table 2.2.1 Pin Names and Functions (1/3)

Pin name	Number of Pin	I/O	Function
P00 to P07	8	I/O	Port 0: I/O port Input or output specifiable in units of bits
D0 to D7		I/O	Data: Data bus 0 to 7
P10 to P17	8	I/O	Port 1: I/O port Input or output specifiable in units of bits
D8 to D15		I/O	Data: Data bus 8 to 15
P40 to P47	8	I/O	Port 4: I/O port Input or output specifiable in units of bits
A0 to A7		Output	Address: Address bus 0 to 7
P50 to P57	8	I/O	Port 5: I/O port Input or output specifiable in units of bits
A8 to A15		Output	Address: Address bus 8 to 15
P60 to P67	8	I/O	Port 6: I/O port Input or output specifiable in units of bits
A16 to A23		Output	Address: Address bus 16 to 23
P70	1	I/O	Port 70: I/O port (Schmitt input, with pull-up resistor)
RD		Output	Read: Outputs strobe signal for read external memory.
P71	1	I/O	Port 71: I/O port (Schmitt input, with pull-up resistor)
SRWR		Output	Write enable for SRAM: Strobe signal for wiritng data.
P72	1	I/O	Port 72: I/O port (Schmitt input, with pull-up resistor)
SRLLB		Output	Data enable for SRAM on pins D0 to D7
P73	1	I/O	Port 73: I/O port (Schmitt input, with pull-up resistor)
SRLUB		Output	Data enable for SRAM on pins D8 to D15
P74	1	Input	Port 74: Input port (Schmitt input)
INT0		Input	Interrupt request pin 0: Interrupt request pin with programmable level/rising/falling edge
P76	1	I/O	Port 76: I/O port (Open drain output)
XT1		Input	Low-frequency oscillator connection Input pins
P77	1	I/O	Port 77: I/O port (Open drain output)
XT2		Output	Low-frequency oscillator connection Output pins
P80	1	Output	Port 80: Output port
CS0		Output	Chip select 0: Outputs "Low" when address is within specified address area
TA1OUT		Output	8-bit timer 1 Output: Output pin of 8-bit timer TMRA0 or TMRA1
P81	1 /	Output	Port 81: Output port
CS1		Output	Chip select 1: Outputs "Low" when address is within specified address area
TA3OUT		Output	8-bit timer 3 Output: Output pin of 8-bit timer TMRA2 or TMRA3
P82	1	Output	Port 82: Output port
CS2		Output	Chip select 2: Outputs "Low" when address is within specified address area
P83	\sim	I/O	Port 83: I/O port (Schmitt input)
CS3	\sum	Output	Chip select 3: Outputs "Low" when address is within specified address area
TA5OUT	\sim	Output	8-bit timer 5 Output: Output pin of 8-bit timer TMRA4 or TMRA5
WAIT	\frown	Input	Wait: Signal used to request CPU bus wait
PC0		Input	Port C0: Input port (Schmitt input)
TAOIN		Input (8-bit timer 0 input: Input pin of 8-bit timer TMRA0
PC1	1	Input	Port C1: Input port (Schmitt input)
INT1	_	Input	Interrupt request pin 1 : Interrupt request pin with programmable level/rising/falling edge
PC2	1	Input	Port C2: Input port (Schmitt input)
INT2		Input	Interrupt request pin 2 : Interrupt request pin with programmable level/rising/falling edge
PC3	1	Input	Port C3: Input port (Schmitt input)
INT3		Input	Interrupt request pin 3 : Interrupt request pin with programmable level/rising/falling edge

Table 2.2.2 Pin Names and Functions (2/3)

Pin name	Number of Pin	I/O	Function
PD0	1	I/O	Port D0: I/O port (Schmitt input)
TB0OUT0		Output	16-bit timer 0 output 0: Output pin of 16-bit timer TMRB0
INT4		Input	Interrupt request pin 4 : Interrupt request pin with programmable level/rising/falling edge
PD1	1	Input	Port D1: Input port (Schmitt input)
TB1IN0		Input	16-bit timer 1 input 0: Input of count/capture trigger in 16-bit timer TMRB1
INT5		Input	Interrupt request pin 5 : Interrupt request pin with programmable level/rising/falling edge
PD2	1	I/O	Port D2: I/O port (Schmitt input)
TB1IN1		Input	16-bit timer 1 input 1: Input of count/capture trigger in 16-bit timer TMRB1
TXD2		Output	Serial 2 send data: Open drain output programmable
INT6		Input	Interrupt request pin 6 : Interrupt request pin with programmable level/rising/falling edge
PD3	1	I/O	Port D3: I/O port (Schmitt input)
TB1OUT0		Output	16-bit timer 1 output 0: Output pin of 16-bit timer TMRB1
RXD2		Input	Serial 2 receive data
INT7		Input	Interrupt request pin 7 : Interrupt request pin with programmable level/rising/falling edge
PD4	1	I/O	Port D4: I/O port (Schmitt input)
TB1OUT1		Output	16-bit timer 1 output 1: Output pin of 16-bit timer TMRB1
SCLK2		I/O	Serial 2 clock I/O
CTS2		Input	Serial 2 data send enable (Clear to send)
PF0	1	I/O	Port F0: I/O port (Schmitt input)
TXD0		Output	Serial 0 send data: Open drain output programmable
PF1	1	I/O	Port F1: I/O port (Schmitt input)
RXD0		Input	Serial 0 receive data
PF2	1	I/O	Port F2: I/O port (Schmitt input)
SCLK0		I/O	Serial 0 clock I/O
CTS0		Input	Serial 0 data send enable (Clear to send)
CLK		Output	Clock: System Clock output
PF3	1	I/O	Port F3: I/O port (Schmitt input)
TXD1		Output	Serial 1 send data: Open drain output programmable
HSSO		Output	High speed Serial send data (Note)
PF4	1	1/0	Port F4: I/O port (Schmitt input)
RXD1		Input	Serial 1 receive data
HSSI			High speed Serial receive data (Note)
PF5	1//	1/0	Port F5: I/Q port (Schmitt input)
SCLK1		1/0	Serial 1 clock I/O
CTS1		Input	Serial 1 data send enable (Clear to send)
HSCLK		Output	High speed Serial clock output (Note)
PG0 to PG7	8	Input	Port G: Input port (Schmitt input)
AN0 to AN7	$\langle \rangle$	ノ	Analog input 0 to 7: Pin used to input to AD conveter
KI0 to KI7	\sim		Key input 0 to 7: Pin used for key-on wakeup 0 to 7
PL0 to PL3	4	Input	Port L. Input port (Schmitt input)
AN8 to AN11	\subseteq	\sim	Analog input 8 to 11: Pin used for input to A/D conveter
ADTRG		(())	A/D trigger: Signal used for request A/D start (Shared with PL3)

Note: HSSO, HSSI and HSCLK functions are not built into TMP92CY23.

Pin name	Number of Pin	I/O	Function			
PN0	1	I/O	Port N0: I/O port (Schmitt input)			
SCK0		I/O	Serial bus interface 0 clock I/O data at SIO mode			
PN1	1	I/O	Port N1: I/O port (Schmitt input, Open drain output)			
SO0		Output	Serial bus interface 0 send data at SIO mode			
SDA0		I/O	Serial bus interface 0 send/receive data at I ² C mode			
PN2	1	I/O	Port N2: I/O port (Schmitt input, Open drain output)			
SI0		Input	Serial bus interface 0 receive data at SIO mode			
SCL0		I/O	Serial bus interface 0 clock I/O data at I ² C mode			
PN3	1	I/O	Port N3: I/O port (Schmitt input)			
SCK1		I/O	Serial bus interface 1 clock I/O data at SIO mode			
PN4	1	I/O	Port N4: I/O port (Schmitt input, Open drain output)			
SO1		Output	Serial bus interface 1 send data at SIO mode			
SDA1		I/O	Serial bus interface 1 send/receive data at I ² C mode			
PN5	1	I/O	Port N5: I/O port (Schmitt input, Open drain output)			
SI1		Input	Serial bus interface 1 receive data at SIO mode			
SCL1		I/O	Serial bus interface 1 clock I/O data at I ² C mode			
NMI	1	Input	Non-maskable interrupt request pin: Interrupt request pin with programmable falling edge level or with both edge levels programmable (Schmitt input)			
AM0, AM1	2	Input	Operation mode: Fixed to AM1 = "1" and AM0 = "1"			
X1 / X2	2	I/O	High-frequency oscillator connection I/O pins			
RESET	1	Input	Reset: Intializes TMP92CY23/CD23A (Schmitt input, with pull-up resistor)			
AVCC / VREFH	1	Input	Pin used for both power supply pin for AD converter and standard power supply for AD converter (H)			
AVSS / VREFL	1	Input	Pin used for both GND pin for AD converter (0 V) and standard power supply pin for AD converter (L)			
DVCC	4	_	Power supply pins (All DVCC pins should be connected to the power supply pin)			
DVSS	4	_	GND pins (0 V) (All DVSS pins shold be connected to GND(0V))			

92CY23-8

3. Operation

This section describes the basic components, functions and operation of the TMP92CY23/ CD23A.

3.1 CPU

The TMP92CY23/CD23A contains an advanced high-speed 32-bit CPU (TLCS-900/H1 CPU)

3.1.1 CPU Outline

The TLCS-900/H1 CPU is a high-speed, high-performance CPU based on the TLCS-900/L1 CPU. The TLCS-900/H1 CPU has an expanded 32-bit internal data bus to process instructions more quickly.

The following is an outline of the CPU:

Table 3.1.1 TMP92CY23/CD23A Outline					
Parameter	TMP92CY23/CD23A				
Width of CPU address bus	24 bits				
Width of CPU data bus	32 bits				
Internal operating frequency	Max 20 MHz				
Minimum bus cycle	1-clock access (50 ns at f _{SYS} = 20MHz)				
Internal RAM	32-bit 1-clock access				
Internal ROM	32-bit interleave 2-1-1-1-clock access				
Internal I/O	8-bit 2-clock access				
External SRAM, Masked ROM	8- or 16-bit 2-clock access				
	(waits can be inserted)				
Minimum instruction	1-clock (50 ns at f _{SYS} =20MHz)				
execution cycle					
Conditional jump	2-clock (100 ns at f _{SYS} =20MHz)				
Instruction gueue buffer	12 bytes				
	Compatible with TLCS-900/L1				
Instruction set	(LDX instruction is deleted)				
CPU mode	Maximum mode only				
Micro DMA	8 channels				

Table 3.1.1 TMP92CY23/CD23A Outline

3.1.2 Reset Operation

When resetting the TMP92CY23/CD23A, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the $\overline{\text{RESET}}$ input low for at least 20 system clocks (64 µs at fc = 10 MHz).

At reset, since the clock doubler (PLL) is bypassed and the clock-gear is set to 1/16, the system clock operates at 312.5 kHz (fc = 10 MHz).

When the reset has been accepted, the CPU performs the following:

• Sets the program counter (PC) as follows in accordance with the reset vector stored at address FFFF00H to FFFF02H:

PC<7:0>	\leftarrow data in location FFFF00H
PC<15:8>	\leftarrow data in location FFFF01H
PC<23:16>	\leftarrow data in location FFFF02H

- Sets the stack pointer (XSP) to 00000000H
- Sets bits <IFF2:0> of the status register (SR) to 111 (thereby setting the interrupt level mask register to level 7).
- Clears bits <RFP1:0> of the status register to 00 (there by selecting register bank 0).

When the reset is released, the CPU starts executing instructions according to the program counter settings. CPU internal registers not mentioned above do not change when the reset is released.

When the reset is accepted, the CPU sets internal I/O, ports and other pins as follows.

- Initializes the internal I/O registers.
- Sets the port pins, including the pins that also act as internal I/O, to general-purpose input or output port mode.

A RESET input terminal becomes "High", if reset release is carried out, a built-in FlashROM warm-up circuit (notes) will start operation, and internal reset will be canceled after the end of the circuit of operation.

Memory controller operation cannot be ensured until the power supply becomes stable after power on reset. External RAM data provided before turning on the TMP92CY23/CD23A may be corrupted because the control signals are unstable until the power supply becomes stable after power on reset.

Note: Although this product is a MaskROM product, in order to consider as the same operation as a FlashROM product, built-in FlashROM warm-up time enters. The warm-up time of build-in FlashROM into becomes it as follows.







Figure 3.1.1 shows the example of operating the reset timing of TMP92CY23/CD23A.




3.2 Memory Map

Figure 3.2.2 show the memory maps of the TMP92CY23, and Figure 3.2.2 show the memory maps of the TMP92CD23A respectively.







Note 1: The Provisional emulator control area, mapped F00000H to F0FFFFH after reset, is for emulator use and so is not available. When emulator SRWR signal and RD signal are asserted, this area is accessed. Ensure external memory is used.

Note 2: Do not use the last 16-byte area (FFFFF0H to FFFFFFH). This area is reserved for an emulator.


3.3 Clock Function and Stand-by Function

The TMP92CY23/CD23A contains (1) clock gear, (2) clock doubler (PLL), (3) stand-by controller and (4) noise reduction circuits. They are used for low power, low noise systems. This chapter is organized as follows:


- 3.3.1 Block diagram of system clock
- 3.3.2 SFR
- 3.3.3 System clock controller
- 3.3.4 Clock doubler (PLL)
- 3.3.5 Noise reduction circuits
- 3.3.6 Stand-by controller

The clock operating modes are as follows: (a) single clock mode (X1, X2 pins only), (b) dual clock mode (X1, X2, XT1 and XT2 pins) and (c) triple clock mode (X1, X2, XT1 and XT2 pins and PLL).

Figure 3.3.1 shows a transition figure.



3.3.1 Block Diagram of System Clock



3.3.2 SFR

		7	6	5	4	3	2	1	0
SYSCR0	Bit symbol	XEN	XTEN				WUEF		
(10E0H)	Read/Write	R/	W				R/W		\backslash
	Reset State	1	0			\sim	0		\sim
	Function	High- frequency oscillator (foSCH) 0: Stop 1: Oscillation	Low- frequency oscillator (fs) 0: Stop 1: Oscillation				Warm-up timer 0: Write don't care 1: Write start timer 0: Read end warm-up 1: Read do not end warm-up		
		7	6	5	4 ((7/3	2	51	0
SYSCR1	Bit symbol			/		SYSCK	GEAR2	GEAR1	GEAR0
(10E1H)	Read/Write	\sim	\backslash	/			R	WY	
	Reset State	\sim	\backslash			0	(1)	0	0
	Function		(\mathcal{C})			Select system clock 0: fc 1: fs	Select gear v 000: fc 001: fc/2 010: fc/4 011: fc/8 100: fc/16 101: Reserve 110: Reserve 111: Reserve	ed	equency (fc)
		7	6)) 5	4	3	2	1	0
SYSCR2	Bit symbol	_	T A	WUPTM1	WUPTM0	HALTM1	HALTM0		DRVE
(10E2H)	Read/Write	R/W	$\forall \forall \downarrow$		R/	Ŵ			R/W
	Reset State		\sim	(0	1	1		0
	Function	Always write "0"		Warm-up tim 00: Reserve 01: 2 ⁸ /input 1 10: 2 ¹⁴ /input 11: 2 ¹⁶ /input	d requency frequency	HALT mode 00: Reserve 01: STOP m 10: IDLE1 m 11: IDLE2 m	ode ode		1: The inside of STOP mode also drives a pin

Note 1: The unassigned registers, SYSCR0<bit5:3>, SYSCR0<bit1:0>, SYSCR1<bit7:4>, and SYSCR2<bit7:6,1> are read as undefined value.

Note 2: Low-frequency oscillator is enabled on reset.

Figure 3.3.3 SFR for System Clock

EMCCR0	

(10E3H)	
---------	--

	7	6	5	4	3	2	1	0
Bit symbol	PROTECT					EXTIN(Note)	-	DRVOSCL
Read/Write	R	/		/			R/W	
Reset state	0	/		/	/	0	1	1
Function	Protect flag					1: External	Always write	fs oscillator
	0: OFF					clock	"1"	driver ability
	1: ON							1: Normal
								0: Weak

Note: This register is a register for TMP92CY23. There is no <EXTIN> in TMP92CD23A. Please refer to the following for the register for TMP92CD23A.


EMCCR0 (10E3H)

		7	6	5	4	3	2	1	0
)	Bit symbol	PROTECT		/		4	\mathcal{I}	-	DRVOSCL
	Read/Write	R		/	/	A)	RAW	
	Reset State	0		/	/	Į	0		> 1
	Function	Protect flag 0: OFF					Always write "0"	Always write "1"	fs oscillator driver ability
		1: ON				$\bigcirc)$	$\langle \langle \rangle \rangle$		1: Normal
								GU	0: Weak

Note: This register is a register for TMP92CD23A.

Note1: When restarting the oscillator from the stop oscillation state (e.g. restarting the oscillator in STOP mode), set EMCCR0<DRVOSCL>= "1".

Note2: Do not write EMCCR0<EXTIN> = "1" when using external resonator.



PLLCR0

/	7	6	5	4	3	2	1	0
Bit symbol		FCSEL	LUPFG					
Read/Write		R/W	R					
Reset State		0	0	/	/	/	/	
Function		Select fc clock 0: fOSCH 1: f _{PLL}	Lock up timer status flag 0: Not end 1: End				ß	

PLLCF (10E9H

Note: Ensure that the logic of PLLCR0 <lupfg> is different from 900/L1's DFM.</lupfg>	7 6 5 4 3 2 1 Bit symbol PLLON </th <th></th> <th></th> <th></th> <th>1: End</th> <th></th> <th></th> <th></th> <th>\mathcal{D}^{r}</th> <th></th>				1: End				\mathcal{D}^{r}	
Bit symbol PLLON Read/Write R/W Reset State 0 Function Control on/off 0: OFF 1: ON	Bit symbol PLLON Read/Write R/W Reset State 0 Function Control on/off 0: OFF 1: ON	Note: Ensure t	that the logic of	PLLCR0 <l< th=""><th>UPFG> is diffe</th><th>rent from 900</th><th>/L1's DFM.</th><th>$\left(\overline{O} \right)$</th><th></th><th></th></l<>	UPFG> is diffe	rent from 900	/L1's DFM.	$\left(\overline{O} \right)$		
Bit symbol PLLON Read/Write R/W Reset State 0 Function Control on/off 0: OFF 1: ON	Bit symbol PLLON Read/Write R/W Reset State 0 Function Control on/off 0: OFF 1: ON		7	6	5	4	3	2	1	(
Read/Write R/W Reset State 0 Function Control on/off 0: OFF 1: ON	Read/Write R/W Reset State 0 Function Control on/off 0: OFF 1: ON	Bit symbol						-		\sim
Reset State 0 Function Control on/off 0: OFF 1: ON	Reset State 0 Function Control on/off 0: OFF 1: ON			\sim	\sim	\sim				
Function Control on/off 0: OFF 1: ON	Function Control on/off 0: OFF 1: ON		0				X		\mathcal{A}	
Figure 3.3.5 SFR for PLL	Figure 3.3.5 SFR fot PLL		on/off 0: OFF				W)			~
					Figure 3.3.	5 SFR for F	PLL	\mathbb{C}		
							((775		
						,	$\langle \rangle$			
					(\bigcirc))		
				G		~				
					\mathcal{D}	\sim	\rightarrow			
			\frown	(// s)			>			
			$\langle \cap \rangle$	\bigcirc	\sim ($\overline{0}$	*			
						\checkmark				
		\sim	~							
		\sim	\leq \sim	,						
				\square	(
		$\sim (($))							
			$\int $							
			\mathcal{C}	$2 \bigcirc$)					
	\checkmark \checkmark		4	$\langle \rangle$						

3.3.3 System Clock Controller

The system clock controller generates the system clock signal (f_{SYS}) for the CPU core and internal I/O. It contains two oscillation circuits and a clock gear circuit for high-frequency (fc) operation. The register SYSCR1<SYSCK> changes the system clock to either fc or fs, SYSCR0<XEN> and SYSCR0<XTEN> control enabling and disabling of each oscillator, and SYSCR1<GEAR2:0> sets the high-frequency clock gear to either 1, 2, 4, 8 or 16 (fc, fc/2, fc/4, fc/8 or fc/16). These functions can reduce the power consumption of the equipment in which the device is installed.

The combination of settings $\langle XEN \rangle = "1"$, $\langle SYSCK \rangle = "0"$ and $\langle GEAR2:0 \rangle = "100"$ will cause the system clock (f_{SYS}) to be set to fc/32 (fc/16 × 1/2) after reset.

For example, f_{SYS} is set to 0.3125 MHz when the 10 MHz oscillator is connected to the X1 and X2 pins.

(1) Switching from normal mode to slow mode

When the resonator is connected to the X1 and X2 pins, or to the XT1 and XT2 pins, the warm-up timer can be used to change the operation frequency after stable oscillation has been attained.

The warm-up time can be selected using SYSCR2<WUPTM1:0>.


This warm-up timer can be programmed to start and stop as shown in the following examples 1 and 2.


Table 3.3.1 shows the warm-up time.

- Note 1: When using an oscillator (other than a resonator) with stable oscillation, a warm-up timer is not needed.
- Note 2: The warm-up timer is operated by an oscillation clock. Hence, there may be some variation in warm-up time.

		at f _{OSCH} = 10 MHz, fs = 32.768 kHz
Warm-up Time SYSCR2 <wuptm1:0></wuptm1:0>	Change to Normal Mode	Change to Slow Mode
01 (2 ⁸ /frequency)	25.6 (μs)	7.8 (ms)
10 (2 ¹⁴ /frequency)	1.638 (ms)	500 (ms)
11 (2 ¹⁶ /frequency)	6.554 (ms)	2000 (ms)

) Table 3.3.1 Warm-up Times





(2) Clock gear controller

 f_{FPH} is set according to the contents of the clock gear select register SYSCR1<GEAR2:0> to either fc, fc/2, fc/4, fc/8 or fc/16. Using the clock gear to select a lower value of f_{FPH} reduces power consumption.

Example 3: Changing to a high-frequency gear

SYSCR1 EQU 10E1H


LD (SYSCR1), XXXX0001B ; Changes f_{SYS} to fc/2

X: Don't care

(High-speed clock gear changing)

To change the clock gear, write the register value to the SYSCR1<GEAR2:0> register. It is necessary for the warm-up time to elapse before the change occurs after writing the register value.

There is the possibility that the instruction following the clock gear changing instruction is executed by the clock gear before changing. To execute the instruction following the clock gear switching instruction by the clock gear after changing, input the dummy instruction as follows (instruction to execute the write cycle).



3.3.4 Clock Doubler (PLL)

PLL outputs the fPLL clock signal, which is four times as fast as fOSCH. A low-speed-frequency oscillator can be used, even though the internal clock is high-frequency.

A reset initializes PLL to stop status, so setting to PLLCR0, PLLCR1 register is needed before use.

As with an oscillator, this circuit requires time to stabilize. This is called the lock up time and it is measured by a 16-stage binary counter. Lock up time is about 1.6 ms at fOSCH = 10 MHz.

Note 1: Input frequency range for PLL


The input frequency range (High-frequency oscillation) for PLL is as follows: $f_{OSCH} = 6$ to 10 MHz (V_{CC} = 3.0 to 3.6 V)

Note 2: PLLCR0<LUPFG>

The logic of PLLCR0<LUPFG> is different from 900/L1's DFM. Exercise care in determining the end of lock up time.

The following is an example of settings for PLL starting and PLL stopping.

Example 1:	PLL st	tarting		\searrow	(75)
PLLCR0	EQU	10E8H			
PLLCR1	EQU	10E9H			
	LD	(PLLCR1),	1 X X X X X X X	B; Enabl	es PLL operation and starts lock up.
LUP:	BIT	5, (PLLCR0)	())	;] Defec	ts end of lock up.
	JR	Z, LUP		j	
	LD	(PLLCR0),	X 1 X X X X X X	(B; Chang	ges fc from 10 MHz to 40 MHz.
X: Don't care))	$\langle \rangle$	
	\frown	$\overline{0}$))
<pllon></pllon>	()		\sim (7/	$\langle \uparrow \rangle$	
<fcsel></fcsel>)	
PLL output: f _{PLI}			-{AMMAN	\sim	
Lock up timer	•	/	Counts up by	y fosch	
<lupfg></lupfg>	Ð		During	lock up	After lock up
System clock fS	SYS	$\overline{\mathbf{N}}$	\sim	$\overline{\mathbf{N}}$	
	\sum	Starts PL	L operation and		Changes from 10 MHz to 40 MHz
		starts loc			Lock up ends
	$\langle \rangle$	\sim			



Example 2: PLL stopping

Limitations on the use of PLL

- It is not possible to execute PLL enable/disable control in the SLOW mode (fs) (writing to PLLCR0 and PLLCR1). PLL should be controlled in the NORMAL mode.
- 2. When stopping PLL operation during PLL use, execute the following settings in the same order.
 - LD (PLLCR0), 00H LD (PLLCR1), 00H
- Change the clock f_{PLL} to f_{OSCH} PLL stop
- 3. When stopping the high-frequency oscillator during PLL use, stop PLL before stopping the high-frequency oscillator.

Examples of settings are shown below:

(1) Start up/change control

LUP;

(OK) Low-frequency oscillator operation mode (fs) (high-frequency oscillator STOP) \rightarrow High-frequency oscillator start up \rightarrow High-frequency oscillator operation mode (fosch) \rightarrow PLL start up \rightarrow PLL use mode (fPLL)

	LD	(SYSCR0),	1 1 1 B; High-frequency oscillator start/warm-up start
WUP:	BIT	2, (SYSCR0)	
	JR	NZ, WUP	; } Check for warm-up end flag
	LD	(SYSCR1),	- $ -$
	LD	(PLLCR1),	1 – – – – – B ; PLL start-up/lock up start
LUP:	BIT	5, (PLLCR0)	; } Check for lock up end flag
	JR	Z, LUP	; ; ; Check for lock up end hag
	LD	(PLLCR0),	-1 B Change the system clock fOSCH to fPLL

(OK) Low-frequency oscillator operation mode (fs) (high-frequency oscillator Operate) \rightarrow High-frequency oscillator operation mode (fosch) \rightarrow PLL start up \rightarrow PLL use mode (fpLL)

LD	(SYSCR1),	0	В;	Change the system clock fs to fOSCH
LD	(PLLCR1),	(1	В;	PLL start-up/lock up start
BIT	5, (PLLCR0)		;]	Check for lock up end flag
JR J	Z, LUP		; [check for lock up on a hag
(LD)	(PLLCR0),		в;́	Change the system clock fOSCH to fPLL
\sim	~	7(

(Error) Low-frequency oscillator operation mode (fs) (high-frequency oscillator STOP) \rightarrow High-frequency oscillator start up \rightarrow PLL start up \rightarrow PLL use mode (fPLL)

\rightarrow	LD	(SYSCR0),	1 1 – – – 1 – – B ;	High-frequency oscillator start/warm-up start
WUP:	BIT	2, (SYSCR0)	; }	Check for warm-up end flag
	JR LD	NZ, WUP (PLLCR1),	; j 1 – – – – – – B ;	PLL start-up/lock up start
LUP:	BIT	5, (PLLCR0)	;	Check for lock up end flag
	JR	Z, LUP	;]	
	LD	(PLLCR0),	– 1 – – – – – – B ;	Change the internal clock fOSCH to fPLL
	LD	(SYSCR1),	0 B ;	Change the system clock fs to fPLL

- (2) Change/stop control

LD	(PLLCR0),	- 0 B ;	Change the system clock fPLL to fOSCH
LD	(PLLCR1),	0 B;	PLL stop
LD	(SYSCR1),		Change the system clock fOSCH to fs
LD	(SYSCR0),	0 B;	High-frequency oscillator stop

LD	(SYSCR1),	– – – 1 – – B; Change the system clock f _{PLL} to fs
LD	(PLLCR0),	– 0 – – – – – B; Change the internal clock (fc) fPLL to fOSCH
LD	(PLLCR1),	0 – – – – – – B ; PLL stop
LD	(SYSCR0),	0 – – – – – – B; High-frequency oscillator stop

(OK) PLL use mode (fPLL) \rightarrow Set the STOP mode \rightarrow High frequency oscillator operation mode (fOSCH) \rightarrow PLL stop \rightarrow Halt (High frequency oscillator stop)

LD	(SYSCR2),	- $ -$
	(),	(This command can be executed before use of PLL)
LD	(PLLCR0),	– 0 – – – – B; Change the system clock f _{PLL} to f _{OSCH}
LD	(PLLCR1),	0 – – – – – B ; PLL stop
HALT		; Shift to STOP mode

(Error) PLL use mode (fplL) \rightarrow Set the STOP mode \rightarrow Halt (High-frequency oscillator stop)

LD (SYSCR2), ----01--B; Set the STOP mode (This command can execute before use of PLL) HALT; Shift to STOP mode

3.3.5 Noise Reduction Circuits

Noise reduction circuits are built-in, allowing implementation of the following features.

- (1) Reduced drivability for low-frequency oscillator
- (2) Reduced drivability for low-frequency oscillator (Note)
- (3) SFR protection of register contents


Note: This function can use only TMP92CY23.

These functions need a setup by EMCCR0, EMCCR1, and EMCCR2 register.

(1) Reduced drivability for low-frequency oscillator

(Purpose)

Reduces noise and power for oscillator when a resonator is used.



(Setting method)

The drive ability of the oscillator is reduced by writing "0" to the EMCCR0<DRVOSCL> register. At reset, <DRVOSCL> is initialized to "1" and the oscillator starts oscillation by normal drivability when the power-supply is on.


(2) Single drive for high-frequency oscillator (Note)

(Purpose)

Remove the need for twin drives and prevent operational errors caused by noise input to X2 pin when an external oscillator is used.

Note: This function can use only TMP92CY23.

(Block diagram)



(Setting method)

The oscillator is disabled and starts operation as buffer by writing "1" to EMCCR0<EXTIN> register. X2 pin's output is always "1".

At reset, <EXTIN> is initialized to "0".

Note: Do not write EMCCR0<EXTIN> = "1" when using external resonator.

(2) Runaway prevention using SFR protection register

(Purpose)

Prevention of program runaway caused by introduction of noise.

Write operations to a specified SFR are prohibited so that the program is protected from runaway caused by stopping of the clock or by changes to the memory control register (memory controller) which prevent fetch operations.

Runaway error handling is also facilitated by INTPO interruption.

Specified SFR list

- 1. Memory controller
 - B0CSL/H, B1CSL/H, B2CSL/H, B3CSL/H, BEXCSL/H MSAR0, MSAR1, MSAR2, MSAR3, MAMR0, MAMR1, MAMR2, MAMR3, PMEMCR
- 2. Clock gear SYSCR0, SYSCR1, SYSCR2, EMCCR0
- 4. PLL
 - PLLCR0, PLLCR1

(Operation explanation)

Execute and release of protection (write operation to specified SFR) becomes possible by setting up a double key to EMCCR1 and EMCCR2 registers.

(Double key)

1st KEY: writes in sequence, 5AH at EMCCR1 and A5H at EMCCR2 2nd KEY: writes in sequence, A5H at EMCCR1 and 5AH at EMCCR2

Protection state can be confirmed by reading EMCCR0<PROTECT>.

At reset, protection becomes OFF.

INTPO interruption also occurs when a write operation to the specified SFR is executed with protection in the ON state.

3.3.6 Stand-by Controller

(1) HALT modes and port drive register

When the HALT instruction is executed, the operating mode switches to IDLE2, IDLE1 or STOP mode, depending on the contents of the SYSCR2<HALTM1:0> register.

The subsequent actions performed in each mode are as follows:

1. IDLE2: only the CPU halts.

The internal I/O is available to select operation during IDLE2 mode by setting the following register.

Table 3.3.2 shows the register setting operation during IDLE2 mode.

Internal I/O	SFR
TMRA01	TA01RUN <i2ta01></i2ta01>
TMRA23	TA23RUN <i2ta23></i2ta23>
TMRA45	TA45RUN <i2ta45></i2ta45>
TMRB0	TBORUN<12TB0>
TMRB1	TB1RUN <i2tb1></i2tb1>
SIO0	SCOMOD1 <i2s0></i2s0>
SIO1	SC1MOD1 <i2s1></i2s1>
SIO2	SC2MOD1 <i2s2></i2s2>
AD converter	ADMOD1 <i2ad></i2ad>
WDT	WDMOD<12WDT>
SBI0	SBI0BR0 <i2sbi0></i2sbi0>
SBI1	SBI1BR0 <i2sbi1></i2sbi1>

Table 3.3.2 SFR Setting Operation during IDLE2 Mode

- 2. IDLE1: Only the oscillator and the Special timer for CLOCK continue to operate.
- 3. STOP: All internal circuits stop operating.

The operation of each of the different HALT modes is described in Table 3.3.3.

	HALT Mode IDLE2 SYSCR2 <haltm1:0> 11</haltm1:0>		IDLE1	STOP		
			n Ti	10	01	
ſ		CPU		Stop		
	$\langle \rangle$	I/Q ports	The state at the time of "HALT" instruction execution is held.	Table 3.3.7 and Table 3.3.8 reference		
\leq	\square	TMRA, TMRB SIO, SBI	Available to select	Stop		
Blo	Block	AD converter WDT	operation block			
		Interrupt controller	Operate			
		HSC (Note)				
		Special timer for CLOCK	opolato	Operate		

Table 3.3.3 I/O Operation during HALT Modes

Note: This circuit is not built into TMP92CY23.

(2) How to release the HALT mode

These halt states can be released by resetting or requesting an interrupt. The halt release sources are determined by the combination of the states of the interrupt mask register <IFF2:0> and the HALT modes. The details for releasing the halt status are shown in Table 3.3.4.

Release by interrupt requesting

The HALT mode release method depends on the status of the enabled interrupt .When the interrupt request level set before executing the HALT instruction exceeds the value of the interrupt mask register, the interrupt is processed depending on its status after the HALT mode is released, and the CPU status executing the instruction that follows the HALT instruction. When the interrupt request level set before executing the HALT instruction is less than the value of the interrupt mask register, HALT mode release is not executed. (in non-maskable interrupts, interrupt processing is processed after releasing the HALT mode regardless of the value of the mask register.) However only for INT0 to INT7, INTRTC interrupts, even if the interrupt request level set before executing the halt instruction is less than the value of the interrupt mask register, HALT mode release is executed. In this case, the interrupt is processed, and the CPU starts executing the instruction following the HALT instruction, but the interrupt request flag is held at "1".

Release by resetting

Release of all halt statuses is executed by resetting.

When the STOP mode is released by RESET, it is necessary to allow enough resetting time (see Table 3.3.5) for operation of the oscillator to stabilize.

When releasing the HALT mode by resetting, the internal RAM data keeps the state before the HALT instruction is executed. However the other settings contents are initialized. (Releasing due to interrupts keeps the state before the HALT instruction is executed.)

Status of Received Interrupt		Interrupt Enabled		Interrupt Disabled				
		(Interrupt level) \geq (Interrupt mask)		(Interrupt level) < (Interrupt mask)				
HALT Mode		IDLE2 IDLE1 STOP		IDLE2 IDLE1 STOF		STOP		
		NMI	٠	•	♦*1	-	-	-
	Interrupt	INTWDT	•	×	×	- ((-	-
		INT0 to INT4, INT7 (Note 1)	•	•	♦*1	0	\mathcal{Y}°	O* 1
e		INT5,INT6 (PORT) (Note 1)	•	•	♦*1	0	0	O* 1
ranc		INT5,INT6 (TMRB1)	•	×	× <	$(\checkmark \checkmark)$	×	×
lea		INTTA0 to INTTA5	•	×	×		×	×
Halt State Clearance		INTB00, INTTB01, INTTB10, INTTB11, INTTB00, INTTB01	•	×	× ((×	×	×
of Halt S		INTRX0 to INTRX2, INTTX0 to INTTX2	•	×	×	×	×	×
e B		INTAD	•	×	×	×	×	×
Source		KWI	•	•	(/ ★*A / /	Δ	Δ	Δ
Ō		INTRTC	•	•	$\langle \times \rangle$	\diamond		×
		INTSBE0 to INTSBE1	•	× (×	×	Y.	×
		INTHSC (Note4)	•	×	×	X	×	×
RESET Initialize LSI)				

Table 3.3.4 Source	of Halt State Clearance	and Halt Clearance Operation
	of that olato ofourantee	

- •: After clearing the HALT mode, CPU starts interrupt processing.
- After clearing the HALT mode, CPU resumes executing starting from the instruction following the HALT instruction.
- ×: Cannot be used to release the HALT mode.
- -: The priority level (interrupt request level) of non-maskable interrupts is fixed to 7, the highest priority level. This combination is not available.
- Δ: Since KWI does not have a function as interruption, this combination does not exist.
- *1: Release of the HALT mode is executed after warm-up time has elapsed.
 - Note 1: When the HALT mode is cleared by an INTO to 7 interrupt of the level mode in the interrupt enabled status, hold level "H" until starting interrupt processing. If level "L" is set before holding level "L", interrupt processing is correctly started.

Note 2: Although a KWI can cancel all HALT mode states, the function as interruption does not have it.

Note 3: Specify the HSCSEL register when selecting INTTX1 or INTHSC interrupt with the same interrupt factor. Note4: The INTHSC interrupt is not built into TMP92CY23.

Example: Releasing IDLE1 mode An INT0 interrupt clears the halt state when the device is in IDLE1 mode.

Address 8200H 8203H 8206H 8209H 820BH 820EH 820FH	LD LD LD EI LD HALT	(P7FC), 10H (IIMC3), 00H (IIMC2), 00H (INTE01), 06H 5 (SYSCR2), 28H	 ; Sets P74 to INT0 interrupt. ; Selects INT0 interrupt rising edge. ; Selects INT0 interrupt edge Sets INT0 interrupt level to 6. ; Sets interrupt level to 5 for CPU. ; Sets HALT mode to IDLE1 mode. ; Halts CPU.
INT0_	_/	<u> </u>	INT0 interrupt routine
8210H		XX, XX	

(3) Operation

1. IDLE2 mode

In IDLE2 mode only specific internal I/O operations, as designated by the IDLE2 setting register, can take place. Instruction execution by the CPU stops.

Figure 3.3.6 illustrates an example of the timing for clearance of the IDLE2 mode halt state by an interrupt.




Figure 3.3.6 Timing Chart for IDLE2 Mode Halt State Cleared by Interrupt

2. IDLE1 mode

In IDLE1 mode, only the internal oscillator and Special timer for Clock continue to operate. The system clock stops.

In the halt state, the interrupt request is sampled asynchronously with the system clock: however, clearance of the halt state (e.g., restart of operation) is synchronous with it.

Figure 3.3.7 illustrates the timing for clearance of the IDLE1 mode halt state by an interrupt.




Figure 3.3.7 Timing Chart for IDLE1 Mode Halt State Cleared by Interrupt

3. STOP mode


When STOP mode is selected, all internal circuits stop, including the internal oscillator.


After STOP mode has been cleared system clock output starts when the warm-up time by the counter for a warm-up of internal oscillator and built-in FlashROM warm-up time.

The example of a setting of the Warm-up time at the time of STOP mode release is shown in Table 3.3.5. The warm-up time of built-in FlashROM is shown in Table 3.3.6.

Note: Although this product is a MaskROM product, in order to consider as the same operation as a FlashROM product, built-in FlashROM warm-up time enters.

Figure 3.3.8 illustrates the timing for clearance of the STOP mode halt state by an interrupt.





		at f _C	_{SCH} = 10 MHz, fs = 32.768 kHz
SYSCR1		SYSCR2 <wuptm1:0></wuptm1:0>	>
<sysck></sysck>	01 (2 ⁸)	10 (2 ¹⁴)	11 (2 ¹⁶)
0 (fc)	25.6 μs	1.638 ms	6.554 ms
1 (fs)	7.8 ms	500 ms	2000 ms
	> (())		

Table 3.3.5 Example of Warm-up Time after Releasing STOP Mode

Table 3.3.6 Example of Warm-up Time after Built-in FlashROM (at the time of STOP mode release) at f_{OSCH} = 10 MHz, fs = 32.768 kHz

0 (fc)	409.6 μs (2 ¹² /f _{OSCH})
1 (fs)	125 ms (2 ¹² /fs)

						out Buffer Sta				
			When the		In HALT mod				ode (STOP)	
Port	Input		oper	ating		. ,	DRVE	= "1"		= "0"
Name	Function Name	During Reset	When	When	When	When	When	When used as	When	When
	Nume	Resei	used as Function	used as Input pin	used as Function	used as Input pin	used as Function	Input pin	used as Function	used as Input pin
			pin		pin		pin	par pii	pin	pat piii
P00-P07	D0-D7		ON upon					\geq		
P10-P17	D8-D15		external read (*1)					(())	\geq	
P40-P47	_	OFF						\searrow		
P50-P57	_	OFF			OFF		OFF	70	OFF	
P60-P67	_		055	ON	011	<		$\bigcirc)$	011	
P70(*2)	_		OFF				$\langle \rangle$			
P71-P73	_						$\left(\left(\right) \right)$	7		
(*2)		ON				6				
P74	INT0		ON	0.55	ON		ON		ON	
P76	XT1 Oscillator			OFF			OFF	5	OFF	
P77	Port	OFF	OFF _		OFF _	$(\overline{\Omega})$	\checkmark	4		
P77 P83	WAIT		_		OFF	$(\vee))$		(\bigcirc)		
PC0	TAOIN						011	1	OFF	
PC1	INT1				4			\supset		
PC2	INT2				Δ		((\land		
PC3	INT3					\sim		\sim	ON	
PD0	INT4			(\sim		(7)	\sim		
PD1	INT5		ON	G)		
1.51	TB1IN0			40	ON		\backslash	r	OFF	
PD2	INT6					$\langle \langle \rangle$			ON	
	TB1IN1			(\bigcirc)	~	OFF		OFF	OFF	OFF
PD3	INT7 RXD2	ON					\sim		ON	
	S <u>CLK2</u> ,		((\sim		\frown	ON			
PD4	CTS2									
PF0	_		OFF		OFE	$\langle \rangle$				
PF1	RXD0	\frown	$(\sqrt{3})$	ON						
PF2	S <u>CLK0,</u>	$\langle \cap \rangle$	ON		ON	~			OFF	
	CTS0	$\langle \rangle_{r}^{L}$			$(V_{)})$				011	
PF3	—	\searrow	OFF		OFF					
PF4	RXD1,			$\langle -$						
PF5	HSSI(*4) SCLK1, CTS1		✓ ON		ON					
	AN0-AN7(*3)		OFF		OFF					
PG0-PG7	KI0-KI7	\supset	ON	2	ON		ON		ON	
PL0-PL2	AN8-AN10(*3)	OFF							0.1	
	AN11(*3)		OFF	\searrow	OFF		OFF			
PL3	ADTRG	\bigcirc				1				
PN0	SCK0		2	2						
PN1	SDA0	Z	\sim						OFF	
PN2	SIO, SCLO		\rightarrow							
PN3	SCK1		<u></u>				ON			
PN4	SDA1	ON	ON		ON					
PN5	SI1, SCL1									
NMI AM0,AM1									ON	
X1				—		-	OFF	-	OFF	_
RESET	_						ON		ON	
NEOL I			od op A curro		1	l				

Table 3.3.7 Input Buff	fer State Table
------------------------	-----------------

ON: The buffer is always turned on. A current flows through the input *1: ON upon external read. buffer if the input pin is not driven.

OFF: The buffer is always turned off.

-: Not applicable

*2: Port having a pull-up/pull-down resistor.

*3: AIN input does not cause a current to flow through the buffer.

*4: HSSI input function is not built into TMP92CY23.

					Ou	utput Buffer S	tate				
			When th	e CPU is		T mode		In HALT mo	n HALT mode (STOP)		
Port	Output		oper	ating	(IDL	.E1/2)	DRV	E = "1"	DRV	E = "0"	
Name	Function Name	During Reset	When used as Function pin	When used as Output pin	When used as Function pin	When used as Output pin	When used as Function pin	When used as Output pin	When used as Function pin	When used as Output pin	
P00-P07	D0-D7		ON upon					\geq			
P10-P17	D8-D15	OFF	external write (*1)		OFF		OFF	$(\bigcirc)^{2}$			
P40-P47	A0-DA7						6	27~			
P50-P57	A8-A15	ON				ON		ON	OFF		
P60-P67	A16-A23	ON		ON		ON			OFF		
P70(*2)	RD		ON		ON		(ON)	\geq			
P71(*2)	SRWR						\square		\frown		
P72(*2)	SRLLB	OFF				20		. (\frown		
P73(*2)	SRLUB						~	2	$\langle \rangle$		
P76	-		-	ON(*3)	-	ON(*3)	> -	ON(*3)	\rightarrow		
P77	Oscillator	OFF	ON	OFF	ON	(OFF))		OFF)	\bigcirc		
P//	Port			ON(*3)	OFF	ON(*3)	OFF	ON(*3)	$\langle \rangle \rangle$		
Daa	CS0,				20	\sim		\sim			
P80	TA1OUT				20		((
	CS1,				\sim			\mathcal{D}			
P81	TA3OUT	ON			\bigcirc	7	(7/)	\wedge			
P82	CS2			.6	\sum			\mathcal{O}			
P83	CS3,		OFF		\rightarrow		$\backslash \backslash$		OFF		
FOJ	TA5OUT		UT1		ON		ON			OFF	
PD0	TB0OUT0			(())			\bigvee				
PD2	TXD2			$, \bigcirc$		~	\checkmark				
PD3	TB1OUT0		(((\land)		$\langle \rangle$					
PD4	TB1OUT1,			\bigcirc	\langle	\geq					
	SCLK2		$(\overline{\Omega})$								
PF0	TXD0		(\vee)	ON		ON		ON			
PF1	-	//)		\sim	$\left(\frac{7}{5}\right)$		_		_		
PF2	SCLK0, CLK	\square				/					
PF3	TXD1,	OFF	ON		ON		ON		OFF		
PF4	HSSO(*4)	ULL		\sim			_		_		
114	SCLK1,				-	1		1		1	
PF5	HSCLK(*4)	\sum	/		\sim						
PN0	SCK0		A	(
PN1(*3)	SO0, SDA0										
PN2(*3)	SCL0	\land	ON	\backslash	ON		ON		OFF		
PN3	SCK1		210))							
PN4(*3)	SO1, SDA1		X								
PN5(*3)	SCL1										
X2	~_	ON	~	-		-	OFF	-		-	

Table 3.3.8 Output Buffer State Table

ON: The buffer is always turned on. When the bus is released, however, output buffers for some pins are turned off.

OFF: The buffer is always turned off.

-: Not applicable

*1: ON upon external write.

*2: Port having a pull-up resistor (programmable)

*3: Open-Drain output pin.

*4: HSSO and HSCLK output functions are not built into TMP92CY23.

3.4 Interrupts

Interrupts are controlled by the CPU Interrupt mask register ${\rm <IFF2:0>}$ and by the built-in interrupt controller.

The TMP92CY23 has a total of 50 interrupts, TMP92CD23A has a total of 51 interrupts.

Interrupts generated by CPU: 9 sources Software interrupts: 8 sources
Illegal instruction interrupt: 1 source
Internal interrupts: TMP92CY23: 32 sources, TMP92CD23A: 33 sources Internal I/O interrupts: TMP92CY23: 24 sources, TMP92CD23A: 25 sources
Micro DMA transfer end interrupts: 8 sources
External interrupts: 9 sources Interrupts on external pins (INT0 to INT7, NMI)

A fixed individual interrupt vector number is assigned to each interrupt source.

Any one of six levels of priority can also be assigned to each maskable interrupt. Non-maskable interrupts have a fixed priority level of 7, the highest level.

When an interrupt is generated, the interrupt controller sends the priority of that interrupt to the CPU. When more than one interrupt is generated simultaneously, the interrupt controller sends the priority value of the interrupt with the highest priority to the CPU. (The highest priority level is 7, the level used for non-maskable interrupts.)

The CPU compares the interrupt priority level which it receives with the value held in the CPU interrupt mask register <IFF2:0>. If the priority level of the interrupt is greater than or equal to the value in the interrupt mask register, the CPU accepts the interrupt.

However, software interrupts and illegal instruction interrupts generated by the CPU are processed irrespective of the value in <IFF2:0>.

The value in the interrupt mask register <IFF2:0> can be changed using the EI instruction (EI num sets <IFF2:0> to num). For example, the command EI 3 enables the acceptance of all non-maskable interrupts and of maskable interrupts whose priority level, as set in the interrupt controller, is 3 or higher. The commands EI and EI 0 enable the acceptance of all non-maskable interrupts and of maskable interrupts with a priority level of 1 or above (hence both are equivalent to the command EI 1).


The DI instruction (sets <IFF2:0> to 7) is exactly equivalent to the EI 7 instruction. The DI instruction is used to disable all maskable interrupts (since the priority level for maskable interrupts ranges from 1 to 6). The EI instruction takes effect as soon as it is executed.

In addition to the general purpose interrupt processing mode described above, there is also a micro DMA processing mode.

In micro DMA mode the CPU automatically transfers data in one-byte, two-byte or four-byte blocks; this mode allows high speed data transfer to and from internal and external memory and internal I/O ports.

In addition, the TMP92CY23/CD23A also has a software start function in which micro DMA processing is requested in software rather than by an interrupt.

Figure 3.4.1 is a flowchart showing overall interrupt processing.



3.4.1 General-purpose Interrupt Processing

When the CPU accepts an interrupt, it usually performs the following sequence of operations. However, in the case of software interrupts and illegal instruction interrupts generated by the CPU, the CPU skips steps (1) and (3), and executes only steps (2), (4) and (5).

(1) The CPU reads the interrupt vector from the interrupt controller.

When more than one interrupt with the same priority level has been generated simultaneously, the interrupt controller generates an interrupt vector in accordance with the default priority and clears the interrupt requests.

(The default priority is determined as follows: the smaller the vector value, the higher the priority.)

- (2) The CPU pushes the program counter (PC) and status register (SR) onto the top of the stack (pointed to by XSP).
- (3) The CPU sets the value of the CPU's interrupt mask register <IFF2:0> to the priority level for the accepted interrupt plus 1. However, if the priority level for the accepted interrupt is 7, the register's value is set to 7.
- (4) The CPU increments the interrupt nesting counter INTNEST by 1
- (5) The CPU jumps to the address given by adding the contents of address FFFF00H + the interrupt vector, then starts the interrupt processing routine.

On completion of interrupt processing, the RETI instruction is used to return control to the main routine. RETI restores the contents of the program counter and the status register from the stack and decrements the interrupt nesting counter INTNEST by 1.

Non-maskable interrupts cannot be disabled by a user program. Maskable interrupts, however, can be enabled or disabled by a user program. A program can set the priority level for each interrupt source. (A priority level setting of 0 or 7 will disable an interrupt request.)

If an interrupt request is received for an interrupt with a priority level equal to or greater than the value set in the CPU interrupt mask register <IFF2:0>, the CPU will accept the interrupt. The CPU interrupt mask register <IFF2:0> is then set to the value of the priority level for the accepted interrupt plus 1.

If during interrupt processing, an interrupt is generated with a higher priority than the interrupt currently being processed, or if, during the processing of a non-maskable interrupt processing, a non-maskable interrupt request is generated from another source, the CPU will suspend the routine which it is currently executing and accept the new interrupt. When processing of the new interrupt has been completed, the CPU will resume processing of the suspended interrupt.

If the CPU receives another interrupt request while performing processing steps (1) to (5), the new interrupt will be sampled immediately after execution of the first instruction of its interrupt processing routine. Specifying DI as the start instruction disables nesting of maskable interrupts.

A reset initializes the interrupt mask register <IFF2:0> to "111", disabling all maskable interrupts.

Table 3.4.1 shows the TMP92CY23/CD23A interrupt vectors and micro DMA start vectors. FFFF00H to FFFFFFH (256 bytes) is designated as the interrupt vector area.

12 INT1: INT1 pin input 002CH FFFE2CH 13 INT2: INT2 pin input 0030H FFFE30H 14 INT3: INT3 pin input 0030H FFFE30H 15 INT4: INT4 pin input 0038H FFFE30H 16 INT5: INT5 pin input 003CH FFFF30H 17 INT6: INT6 pin input 003CH FFFF3CH 18 INT7: INT7 pin input 0040H FFFF40H 19 20 INTA1: 8-bit timer 0 0048H FFFF44H 19 INTA2: 8-bit timer 1 004CH FFFF50H 21 INTTA3: 8-bit timer 2 0050H FFFF50H 22 INTTA3: 8-bit timer 3 0054H FFFF50H 23 INTTA5: 8-bit timer 4 0058H FFFF50H 24 INTA5: 8-bit timer 5 005CH FFFF50H 25 (Reserved) 0060H FFFF60H 1NTX0: Serial receive (Channel 0) 0066H FFFF60H 1NTX1: Serial receive (Channel 1) 0070H FFFF70H 30 INTX	
2 10001 10001 10001 3 [SW13] instruction 0004H FFFF04H 4 [SW13] instruction 0004H FFFF04H 5 Non- [SW13] instruction 00004H FFFF04H 6 maskable [SW13] instruction 0010H FFFF04H 7 maskable [SW13] instruction 0014H FFFF14H 7 [SW17] instruction 0014H FFFF14H 8 [SW17] instruction 0014H FFFF14H 9 INT: External interrupt input pin 0022H FFFF22H 10 INTO: INTO pin input 0022H FFFF22H 11 INT1: INT1 pin input 0022H FFFF32H 13 INT2: INT2 pin input 0033H FFFF34H 141 INT3: INT3 pin input 0032H FFFF32H 17 INT6: INT6 pin input 0032H FFFF34H 181 INT7: INT1 pin input 0032H FFFF34H 191 INTA: INT4 pin input 0032H FFFF34H	Vector
3 Illegal instruction or [SWI2] instruction 0008H FFFF08H 4 Non- [SWI3] instruction 0000CH (FFFF0CH 6 maskable [SWI5] instruction 0010H FFFF14H 7 [SWI6] instruction 0012H FFFF14H 8 [SWI5] instruction 0012H FFFF14H 9 NM: External interrupt input pin 0020H FFFF20H 10 INTWD: Watchdog Timer 0024H FFFF20H - INTO: INTO pin input 0022H FFFF20H 13 INT2: INT2 pin input 0022H FFFF30H 141 INT2: INT2 pin input 0032H FFFF30H 15 INT4: INT4 pin input 0032H FFFF30H 16 INT5: INT5 pin input 003CH FFFF30H 17 INT6: INT6 pin input 003CH FFFF30H 18 INT7: INT7 pin input 003GCH FFFF30H 19 INTA3: 8-bit timer 1 0044H FFFF30H 10 INTA3: 8-bit timer 2 0054H	
4 Iswil3) instruction 000CH (FFFF0CH) 5 Mon- maskable [SWI4] instruction 0010H FFFF10H 6 maskable [SWI5] instruction 0014H FFFF14H 7 [SWI6] instruction 0014H FFFF14H 8 [SWI7] instruction 001CH FFFF18H 9 NM: External interrupt input pin 002CH FFFF20H 10 INTWD: Watchdog Timer 0022H FFFF24H - INTO: INTO pin input 0022H FFFF28H 11 Micro DMA - - 11 Micro DMA - - 11 NTT: INT1 pin input 0023H FFFF28H 111 INT2: INT2 pin input 0030H FFFF34H 111 INT4: INT4 pin input 0033H FFFF34H 111 INT6: INT6 pin input 0044H FFFF34H 111 INTA2: B-bit timer 0 0044H FFFF54H 111 INTA3: 8-bit timer 1 0060CH FFFF54H 111<	
5 Non- maskable [SWI4] instruction 0010H FFFF10H 6 maskable [SWI5] instruction 0014H FFFF14H 7 [SWI6] instruction 0016H FFFF14H 8 [SWI7] instruction 0016H FFFF14H 9 INTExternal interrupt input pin 0020H FFFF24H - INTWD: Watchdog Timer 0024H FFFF28H 10 INTWD: Watchdog Timer 0022H FFFF28H 11 INTO: INTO pin input 0022H FFFF28H 11 INT2: INT2 pin input 0030H FFFF28H 111 INT3: INT3 pin input 0030H FFFF30H 117 INT3: INT5 pin input 0030H FFFF30H 118 INTA: Sebit timer 0 0030H FFFF30H 117 INTA: Sebit timer 1 0040H FFFF40H 118 INTA: Sebit timer 2 0050H FFFF50H 117 INTA: Sebit timer 3 0054H FFFF50H 118 INTA: Sebit timer 4 0046H FFFF50H </td <td></td>	
6 maskable 1011 (1011) (1010) 0011 (1010) 1011 (1010) 6 maskable [SWI5] instruction 0014H FFFF14H 7 [SWI5] instruction 0014H FFFF14H 8 [SWI7] instruction 0016H FFFF14H 9 INT: [SWI7] instruction 0012H FFFF14H 9 INT: [SWI7] instruction 002H FFFF2H 10 INTWD: Watchdog Timer 0022H FFFF2H - INT: INTO pin input 0022H FFFF2H 11 INT: INTO pin input 002CH FFFF2H 13 INT: INT pin input 0030H FFFF3H 14 INT: INT pin input 0032H FFFF3H 15 INTA: INTA pin input 0033H FFFF3H 16 INT: INT pin input 0034H FFFF3H 17 INTA:: S-bit timer 0 0036H FFFF53H 18 INTA:: S-bit timer 1 004CH FFFF4CH 19 INTA:: S-bit timer 3 005AH	
0 10 ¹¹ 10 ¹¹ 10 ¹¹ 11 ¹¹ <th1<sup>11 <th1<sup>11</th1<sup></th1<sup>	
8 [SWI7] instruction 001CH FFFF1CH 9 NMI: External interrupt input pin 0020H FFFF20H 10 INTWD: Watchdog Timer 0024H FFFF20H - Micro DMA - - - INTO: INTO pin input 0028H FFFF23H 11 INTO: INTO pin input 0022CH FFFF28H 12 INT1: INT1 pin input 0030H FFFF28H 14 INT2: INT2 pin input 0030H FFFF28H 15 INT3: INT3 pin input 0032H FFFF30H 16 INT5: INT5 pin input 0032H FFFF32H 17 INT6: INT6 pin input 0032H FFFF32H 18 INT7: INT7 pin input 0044H FFFF32H 19 INTTA: 8-bit timer 0 0044H FFFF40H 10 INTA: 8-bit timer 1 0044H FFFF50H 22 INTA: 8-bit timer 3 0054H FFFF53H 24 INTTA: 8-bit timer 5 005CH FFFF56H 25 (Reserved)	
9 NMI: External interrupt input pin 0020H FFFF20H 10 INTWD: Watchdog Timer 0024H FFFF20H 10 INTWD: Watchdog Timer 0024H FFFF24H - INTO: INTO pin input 0028H FFFF24H 11 INT: INT1 pin input 0028H FFFF24H 13 INT2: INT2 pin input 0030H FFFF30H 14 INT3: INT3 pin input 00304H FFFF30H 15 INT4: INT4 pin input 0030H FFFF30H 16 INT5: INT5 pin input 0030CH FFFF34H 17 INT6: INT6 pin input 0034H FFFF34H 18 INT7: INT7 pin input 0044H PFFF44H 19 INTA: B-bit timer 0 0044H FFFF48H 10 INTTA: 8-bit timer 1 0042CH FFFF50H 11 INTA: 8-bit timer 2 0050H FFFF50H 22 INTTA: 8-bit timer 5 005CH FFFF50H 23 INTTA: S-bit timer 5 005CH FFFF50H 24	
10 INTWD: Watchdog Timer 0024H FFFF24H - Micro DMA - - 11 INTO: INT0 pin input 0028H FFFF28H 12 INT1: INT1 pin input 0020H FFFF28H 13 INT1: INT1 pin input 0030H FFFF28H 14 INT1: INT1 pin input 0030H FFFF30H 15 INT3: INT3 pin input 0033H FFFF38H 16 INT5: INT5 pin input 003CH FFFF36H 17 INT6: INT6 pin input 003CH FFFF3CH 18 INT7: INT7 pin input 0040H FFFF34H 19 INTTA: 8-bit timer 0 0044H FFFF54H 20 INTTA: 8-bit timer 1 004CH FFFF54H 21 INTTA: 8-bit timer 2 0050H FFFF54H 23 INTTA: 8-bit timer 3 0052H FFFF56H 24 INTTA: 8-bit timer 4 0058H FFFF60H 25 (Reserved) 0060H FFFF60H 26 INTX1: Serial transmission (Channe	
- Micro DMA - 11 INT0: INT0 pin input 0028H FFFF28H 12 INT0: INT0 pin input 002CH FFFF2CH 13 INT1: INT1 pin input 0030H FFFF2CH 14 INT2: INT2 pin input 0030H FFFF30H 14 INT2: INT2 pin input 0030H FFFF30H 16 INT3: INT3 pin input 0030H FFFF30H 17 INT6: INT5 pin input 003CH FFFF3CH 18 INT7: INT7 pin input 0040H FFFF3CH 19 INTA: INT6 bin input 0040H FFFF3CH 101 INT7: INT7 pin input 0040H FFFF3CH 11 INTA: 8-bit timer 1 0040CH FFFF5CH 11 INTTA: 8-bit timer 2 0050H FFFF56H 12 INTTA: 8-bit timer 3 0054H FFFF56H 11 INTA: 8-bit timer 5 005CH FFFF56H 125 (Reserved) 0060H FFFF60H 10 INTX: Serial receive (Channel 0) 006	
11 INT0: INT0 pin input 0028H FFFF28H 12 INT1: INT1 pin input 002CH FFFF2CH 13 INT2: INT2 pin input 0030H FFFF30H 14 INT3: INT3 pin input 0030H FFFF30H 15 INT2: INT2 pin input 0038H FFFF30H 16 INT3: INT3 pin input 0038H FFFF30H 17 INT6: INT6 pin input 003CH FFFF3CH 18 INT7: INT7 pin input 0040H FFFF3CH 19 INT7: NT7 pin input 0044H FFFF44H 19 INTA: 8-bit timer 0 0048H FFFF50H 20 INTA: 8-bit timer 1 004CH FFFF50H 21 INTA: 8-bit timer 2 0050H FFFF58H 22 INTA: 8-bit timer 3 0054H FFFF58H 23 INTA: 8-bit timer 4 0058H FFFF58H 24 INTX: Setal transmission (Channel 0) 0060H FFFF60H 25 (Reserved) 0060H FFFF66H 26 INT	
12 INT1: INT1 pin input 002CH FFFE2CH 13 INT2: INT2 pin input 0030H FFFE30H 14 INT3: INT3 pin input 0030H FFFE30H 15 INT4: INT4 pin input 0038H FFFE38H 16 INT5: INT5 pin input 003CH FFFF3CH 17 INT6: INT6 pin input 003CH FFFF3CH 18 INT7: INT7 pin input 0040H FFFF40H 19 INTA: 8-bit timer 0 0048H FFFF4CH 101 INTTA: 8-bit timer 1 004CH FFFF4CH 11 INTA: 8-bit timer 2 005CH FFFF50H 11 INTA: 8-bit timer 3 005CH FFFF53H 23 INTTA: 8-bit timer 4 0058H FFFF53H 24 INTTA: 8-bit timer 5 005CH FFFF56H 25 (Reserved) 0060H FFFF64H 26 INTRX: Serial receive (Channel 0) 006CH FFFF60H 10 INTX1: Serial receive (Channel 1) 0070H FFFF70H 30	- (Note1)
13 INT2: INT2 pin input 0030H FFFF30H 14 INT3: INT3 pin input 0034H FFFF30H 15 INT4: INT4 pin input 0038H FFFF30H 16 INT5: INT5 pin input 003CH FFFF3CH 17 INT6: INT6 pin input 003CH FFFF3CH 18 INT7: INT7 pin input 0040H FFFF4H 19 0044H FFFF4CH FFFF4CH 10 INTA: 8-bit timer 0 0048H FFFF5CH 21 INTTA: 8-bit timer 1 004CH FFFF5CH 22 INTTA: 8-bit timer 2 0050H FFFF5CH 23 INTTA: 8-bit timer 3 0054H FFFF5CH 24 INTTA: 8-bit timer 4 0058H FFFF5CH 25 (Reserved) 0060H FFFF6CH 26 INTX0: Serial receive (Channel 0) 006CH FFFF6CH 29 INTX1: Serial receive (Channel 1) 0070H FFFF6CH 30 INTX2: Serial receive (Channel 1) 0070H FFFF72H 31	OAH (Note 2)
14 INT3: INT3 pin input 0034H FFFF34H 15 INT4: INT4 pin input 0038H FFFF38H 16 INT5: INT5 pin input 003CH FFFF3CH 17 INT6: INT6 pin input 003CH FFFF3CH 18 INT5: INT5 pin input 0040H FFFF3CH 19 0040H FFFF40H FFFF4CH 19 0040H FFFF4CH FFFF4CH 11 INT6: INT6 pin input 0040H FFFF4CH 19 INT74: 8-bit timer 0 0044H FFFF4CH 20 INTA1: 8-bit timer 1 004CH FFFF4CH 21 INTA2: 8-bit timer 2 0050H FFFF5CH 22 INTA3: 8-bit timer 3 0052H FFFF58H 24 INTA4: 8-bit timer 4 0058H FFFF58H 25 (Reserved) 0060H FFFF64H 1NTX0: Serial receive (Channel 0) 0066H FFFF64H 1NTX1: Serial receive (Channel 0) 0066H FFFF64H 30 INTX1: Serial receive (Channel 1) 00	0BH (Note 2)
15 INT4: INT4 pin input 0038H FFFF38H 16 INT5: INT5 pin input 003CH FFFF3CH 17 INT6: INT6 pin input 0040H FFFF3CH 18 INT7: INT7 pin input 0040H FFFF4H 19 0040H FFFF4H 20 INTA: 8-bit timer 0 0048H FFFF4H 21 INTA: 8-bit timer 1 004CH FFFF50H 22 INTA: 8-bit timer 2 0050H FFFF50H 23 INTA: 8-bit timer 3 0054H FFFF50H 24 INTA: 8-bit timer 4 0058H FFFF50H 25 (Reserved) 0060H FFFF60H 26 (Reserved) 0060H FFFF60H 27 INTRX: Serial receive (Channel 0) 0066H FFFF60H 28 INTX: Serial receive (Channel 0) 0060H FFFF60H 30 Maskable INTX1: Serial receive (Channel 1) 0070H FFFF70H 31 INTX2: Serial receive (Channel 2) 0076H FFFF70H 31	0CH (Note 2)
16 INT5: INT5 pin input 003CH FFFF3CH 17 INT6: INT6 pin input 0040H FFFF3CH 18 INT7: INT7 pin input 0044H FFFF4H 19 INT7: INT7 pin input 0048H FFFF4H 20 INTA1: 8-bit timer 0 0048H FFFF4CH 21 INTTA2: 8-bit timer 2 0050H FFFF50H 22 INTTA3: 8-bit timer 3 0054H FFFF50H 23 INTTA4: 8-bit timer 4 0058H FFFF50H 24 INTTA5: 8-bit timer 5 005CH FFFF50H 25 (Reserved) 0060H FFFF60H 26 (Reserved) 0060H FFFF60H 27 INTX0: Serial receive (Channel 0) 006CH FFFF6CH 28 INTX1: Serial receive (Channel 0) 006CH FFFF6CH 30 Maskable INTX1: Serial receive (Channel 1) 0070H FFFF70H 31 1 INTX2: Serial receive (Channel 2) 007CH FFFF72H 33 INTX2: Serial receive (Channel 2) <t< td=""><td>0DH (Note 2)</td></t<>	0DH (Note 2)
17 INT6: INT6 pin input 0040H FFFF40H 18 INT7: INT7 pin input 0044H FFFF44H 19 0048H FFFF48H 20 INTTA1: 8-bit timer 0 0048H FFFF44H 21 INTTA1: 8-bit timer 1 0040CH FFFF4CH 22 INTTA2: 8-bit timer 2 0050H FFFF50H 23 INTTA3: 8-bit timer 3 0054H FFFF50H 24 INTTA4: 8-bit timer 4 0058H FFFF5CH 25 (Reserved) 0060H FFFF60H 26 (Reserved) 0064H FFFF68H 27 INTRX0: Serial receive (Channel 0) 0068H FFFF68H 28 INTRX1: Serial receive (Channel 0) 006CH FFFF6CH 29 Maskable INTX1: Serial receive (Channel 1) 0070H FFFF70H 30 Maskable INTX2: Serial receive (Channel 2) 0074H FFFF78H 31 INTRX2: Serial receive (Channel 2) 007CH FFFF78H 32 INTX2: Serial ransmission (Channel 2) 0072H	0EH (Note 2)
18 INT7: INT7 pin input 0044H FFFF4H 19 1 INTA0: 8-bit timer 0 0048H FFFF4H 20 1 INTTA1: 8-bit timer 1 004CH FFFF4CH 21 1 INTA2: 8-bit timer 2 0050H FFFF5CH 22 1 INTA3: 8-bit timer 3 0054H FFFF5CH 23 1 INTA3: 8-bit timer 3 0054H FFFF5CH 24 1 NTTA5: 8-bit timer 3 005CH FFFF5CH 25 (Reserved) 0060H FFFF6CH (Reserved) 26 (Reserved) 0060H FFFF6AH 27 1 INTX0: Serial receive (Channel 0) 0066H FFFF6AH 28 1NTX1: Serial receive (Channel 0) 0066H FFFF6CH 29 Maskable INTX1: Serial receive (Channel 1) 0070H FFFF70H 30 INTX2: Serial receive (Channel 2) 007CH FFFF78H 31 INTX2: Serial receive (Channel 2) 007CH FFFF78H 32 (Reserved)	0FH (Note 2)
19 INTTA0: 8-bit timer 0 0048H FFFF48H 20 INTTA1: 8-bit timer 1 004CH FFFF4CH 21 INTTA2: 8-bit timer 2 0050H FFFF50H 22 INTTA3: 8-bit timer 3 0054H FFFF50H 23 INTTA3: 8-bit timer 3 0054H FFFF50H 24 INTTA3: 8-bit timer 4 0058H FFFF52H 25 (Reserved) 0050H FFFF52H 26 (Reserved) 0060H FFFF64H 27 INTX0: Serial receive (Channel 0) 0062H FFFF64H 28 INTX1: Serial receive (Channel 0) 0062H FFFF62H 29 INTX1: Serial receive (Channel 1) 0070H FFFF70H 30 INTX1: Serial receive (Channel 1) 0070H FFFF70H 31 INTX2: Serial receive (Channel 2) 0078H FFFF78H 32 INTX2: Serial receive (Channel 2) 007CH FFFF78H 33 (Reserved) 0080H FFFF80H 34 INTNSBE0: SBI0 I2Cbus transfer end 0088H <td< td=""><td>10H (Note 2)</td></td<>	10H (Note 2)
20 INTTA1: 8-bit timer 1 004CH FFFF4CH 21 INTTA1: 8-bit timer 2 0050H FFFF4CH 22 INTTA2: 8-bit timer 3 0054H FFFF50H 23 INTTA3: 8-bit timer 3 0054H FFFF54H 23 INTTA3: 8-bit timer 3 0054H FFFF54H 24 0050H FFFF58H INTTA5: 8-bit timer 4 0058H FFFF5CH 25 005CH FFFF50H INTTA5: 8-bit timer 5 005CH FFFF60H 26 (Reserved) 0060H FFFF60H INTTX0: Serial receive (Channel 0) 0066H FFFF68H 28 INTTX1: Serial receive (Channel 0) 0060CH FFFF6CH INTX1: Serial receive (Channel 1) 0070H FFFF70H 30 Maskable INTX1: Serial receive (Channel 1) 0074H FFFF70H 31 INTX2: Serial receive (Channel 2) 0078H FFFF78H 32 INTX2: Serial receive (Channel 2) 007CH FFFF78H 33 (Reserved) 0080H FFFF88H 34 INTNSBE0: SBI0 I	11H (Note 2)
21 INTTA2: 8-bit timer 2 0050H FFFF50H 22 INTTA3: 8-bit timer 3 0054H FFFF54H 23 INTTA4: 8-bit timer 4 0058H FFFF58H 24 0050H FFFF50H 0050H FFFF58H 25 005CH FFFF5CH 0050H FFFF50H 26 0060H FFFF60H 0060H FFFF60H 27 0060H FFFF60H 0060H FFFF60H 28 INTRX0: Serial receive (Channel 0) 0060H FFFF6CH 1NTRX1: Serial transmission (Channel 0) 0060H FFFF70H 30 Maskable INTRX1: Serial transmission (Channel 1) 0070H FFFF70H 31 INTRX2: Serial transmission (Channel 2) 0072H FFFF78H 32 INTRX2: Serial receive (Channel 2) 0077H FFFF78H 33 INTX2: Serial transmission (Channel 2) 0070H FFFF78H 34 NTNSBE0: SBI0 I2Cbus transfer end 0088H FFFF88H	12H
22 INTTA3: 8-bit timer 3 0054H FFFF54H 23 INTTA4: 8-bit timer 4 0058H FFFF58H 24 INTTA5: 8-bit timer 5 005CH FFFF5CH 25 0060H FFFF60H (Reserved) 0064H FFFF60H 26 (Reserved) 0064H FFFF60H (Reserved) 0064H FFFF60H 27 INTRX0: Serial receive (Channel 0) 0066H FFFF68H INTX0: Serial transmission (Channel 0) 006CH FFFF6CH 29 INTRX1: Serial receive (Channel 1) 0070H FFFF70H 30 INTX1: Serial transmission (Channel 1) 0074H FFFF74H 31 INTRX2: Serial receive (Channel 2) 0072H FFFF74H 32 INTX2: Serial receive (Channel 2) 007CH FFFF78H 33 (Reserved) 0080H FFFF80H 34 (Reserved) 0084H FFFF88H 35 INTNSBE0: SBI0 I2Cbus transfer end 0088H FFFF88H	13H
23 INTTA4: 8-bit timer 4 0058H FFFF58H 24 INTTA5: 8-bit timer 5 005CH FFFF5CH 25 (Reserved) 0060H FFFF60H 26 (Reserved) 0064H FFFF64H 27 INTTX0: Serial receive (Channel 0) 0068H FFFF68H 28 INTTX1: Serial receive (Channel 0) 006CH FFFF6CH 30 INTTX1: Serial receive (Channel 1) 0070H FFFF70H 30 INTTX2: Serial transmission (Channel 1) 0074H FFFF74H 31 INTTX2: Serial receive (Channel 2) 0078H FFFF78H 32 INTTX2: Serial receive (Channel 2) 007CH FFFF78H 33 (Reserved) 0080H FFFF80H 34 (Reserved) 0080H FFFF88H 35 INTNSBE0: SBI0 I2Cbus transfer end 0088H FFFF88H	14H
24INTTA5: 8-bit timer 5005CHFFFF5CH25(Reserved)0060HFFFF60H26(Reserved)0064HFFFF60H27INTRX0: Serial receive (Channel 0)0068HFFFF68H28INTTX0: Serial transmission (Channel 0)006CHFFFF6CH29INTRX1: Serial receive (Channel 1)0070HFFFF70H30INTX1: Serial transmission (Channel 1)0074HFFFF70H31INTRX2: Serial receive (Channel 2)0078HFFFF78H32INTRX2: Serial receive (Channel 2)007CHFFFF7CH33(Reserved)0080HFFFF80H34INTNSBE0: SBI0 I2Cbus transfer end0088HFFFF88H	15H
25(Reserved)0060HFFFF60H26(Reserved)0064HFFFF64H271NTRX0: Serial receive (Channel 0)0068HFFFF68H28INTX0: Serial transmission (Channel 0)006CHFFFF6CH29INTRX1: Serial receive (Channel 1)0070HFFFF70H30INTTX1: Serial transmission (Channel 1)0074HFFFF70H31INTRX2: Serial receive (Channel 2)0078HFFFF78H32INTRX2: Serial receive (Channel 2)007CHFFFF7CH33(Reserved)0080HFFFF80H34NTNSBE0: SBI0 I2Cbus transfer end0088HFFFF88H	16H
26(Reserved)0064HFFFF64H271NTRX0: Serial receive (Channel 0)0068HFFFF68H281NTRX0: Serial transmission (Channel 0)006CHFFFF68H291NTRX1: Serial receive (Channel 1)0070HFFFF6CH301NTRX1: Serial transmission (Channel 1)0074HFFFF70H311NTRX2: Serial receive (Channel 2)0074HFFFF78H321NTRX2: Serial receive (Channel 2)0078HFFFF78H331NTRX2: Serial receive (Channel 2)007CHFFFF7CH33(Reserved)0080HFFFF80H34NTNSBE0: SBI0 I2Cbus transfer end0088HFFFF88H	17H
27INTRX0: Serial receive (Channel 0)0068HFFFF68H28INTRX0: Serial transmission (Channel 0)006CHFFFF6CH29INTRX1: Serial receive (Channel 1)0070HFFFF6CH30INTRX1: Serial transmission (Channel 1)0070HFFFF70H31INTRX2: Serial transmission (Channel 1)0074HFFFF74H31INTRX2: Serial receive (Channel 2)0078HFFFF78H32INTRX2: Serial receive (Channel 2)007CHFFFF78H33INTTX2: Serial transmission (Channel 2)007CHFFFF78H34Reserved)0080HFFFF84H35INTNSBE0: SBI0 I2Cbus transfer end0088HFFFF88H	18H
28INTTX0: Serial transmission (Channel 0)006CHFFFF6CH29INTRX1: Serial receive (Channel 1)0070HFFFF70H30INTRX1: Serial transmission (Channel 1)0070HFFFF70H31INTRX2: Serial transmission (Channel 2)0074HFFFF74H32INTRX2: Serial receive (Channel 2)0078HFFFF78H33INTRX2: Serial transmission (Channel 2)007CHFFFF7CH33(Reserved)0080HFFFF80H34INTNSBE0: SBI0 I2Cbus transfer end0088HFFFF88H	19H
28INTTX0: Serial transmission (Channel 0)006CHFFFF6CH29INTRX1: Serial receive (Channel 1)0070HFFFF70H30INTRX1: Serial transmission (Channel 1)0070HFFFF70H31INTRX2: Serial transmission (Channel 2)0074HFFFF74H32INTRX2: Serial receive (Channel 2)0078HFFFF78H33INTRX2: Serial transmission (Channel 2)007CHFFFF7CH33(Reserved)0080HFFFF80H34INTNSBE0: SBI0 I2Cbus transfer end0088HFFFF88H	1AH (Note 2)
30MaskableINTTX1: Serial transmission (Channel 1) INTHSC: High speed serial (Note4)0074HFFFF74H31INTRX2: Serial receive (Channel 2)0078HFFFF78H32INTTX2: Serial transmission (Channel 2)007CHFFFF7CH33(Reserved)0080HFFFF80H34(Reserved)0084HFFFF84H35INTNSBE0: SBI0 I2Cbus transfer end0088HFFFF88H	1BH
30MaskableINTTX1: Serial transmission (Channel 1) INTHSC: High speed serial (Note4)0074HFFFF74H31INTRX2: Serial receive (Channel 2)0078HFFFF78H32INTTX2: Serial transmission (Channel 2)007CHFFFF7CH33(Reserved)0080HFFFF80H34(Reserved)0084HFFFF84H35INTNSBE0: SBI0 I2Cbus transfer end0088HFFFF88H	1CH (Note 2)
31INTRX2: Serial receive (Channel 2)0078HFFFF78H32INTTX2: Serial transmission (Channel 2)007CHFFFF7CH33(Reserved)0080HFFFF80H34(Reserved)0084HFFFF84H35INTNSBE0: SBI0 I2Cbus transfer end0088HFFFF88H	1DH
32INTTX2: Serial transmission (Channel 2)007CHFFFF7CH33(Reserved)0080HFFFF80H34(Reserved)0084HFFFF84H35INTNSBE0: SBI0 I2Cbus transfer end0088HFFFF88H	1EH (Note 2)
33 (Reserved) 0080H FFFF80H 34 (Reserved) 0084H FFFF84H 35 INTNSBE0: SBI0 I2Cbus transfer end 0088H FFFF88H	1FH
34 (Reserved) 0084H FFFF84H 35 INTNSBE0: SBI0 I2Cbus transfer end 0088H FFFF88H	20H
35 INTNSBE0: SBI0 I2Cbus transfer end 0088H FFFF88H	21H
	22H
36 (Reserved) 008CH FFF8CH	23H
37 INTNSBE1: SBI1 I2Cbus transfer end 0090H FFFF90H	24H
38 (Reserved) 0094H FFFF94H	25H
39 (Reserved) 0098H FFFF98H	26H
40 (Reserved) 009CH FFFF9CH	27H
41 (Reserved) 003011 11113011	2711 28H
42 (Reserved) 00A4H FFFFA4H	2011 29H
43 INTTB00: 16-bit timer 0 00A8H FFFFA8H	23H 2AH
43 INTEG: 10-bit timer 0 00ACH FFFFACH 44 INTTB01: 16-bit timer 0 00ACH FFFFACH	28H
45 INTTBO: 16 bit timer 0 (Overflow) 00B0H FFFFB0H	2CH
46 INTTBI0: 16-bit timer 1 0084H FFFFB4H	2011 2DH
40 INTIBIO. 10-Dit umer 1 0084n FFFF84n 47 INTTB11: 16-bit timer 1 0088H FFFF88H	2DH 2EH
47 INTIBIL 10-bit time 1 00B0n FFFFBn 48 INTTBO1: 16-bit timer 1 (Overflow) 00BCH FFFFBCH	2EH 2FH
48 INTIBO1: 16-bit timer 1 (Overflow) 00BCH FFFFBCH 49 INTAD: AD conversion end 00C0H FFFFC0H	2FH 30H

Table 3.4.1 TMP92CY23/CD23A Interrupt Vectors and Micro DMA Start Vectors

TOSHIBA

Default Priority	Туре	Interrupt Source and Source of Micro DMA Request	Vector Value	Address Refer to Vector	Micro DMA Start Vector
50		INTP0: Protect 0 (Write to SFR)	00C4H	FFFFC4H	31H
51		INTRTC: Special timer for CLOCK	00C8H	FFFFC8H	32H
52		(Reserved)	00CCH	FFFFCCH	33H
53		INTTC0: Micro DMA end (Channel 0)	00D0H	FFFFD0H	34H
54		INTTC1: Micro DMA end (Channel 1)	00D4H	FFFFD4H	35H
55		INTTC2: Micro DMA end (Channel 2)	00D8H	(FFFFD8H	36H
56	Maskable	INTTC3: Micro DMA end (Channel 3)	00DCH	FFFFDCH	37H
57	Maskabic	INTTC4: Micro DMA end (Channel 4)	00E0H	FFFE0H	38H
58		INTTC5: Micro DMA end (Channel 5)	00E4H	FFFFE4H	39H
59		INTTC6: Micro DMA end (Channel 6)	00E8H	FFFFE8H	3AH
60		INTTC7: Micro DMA end (Channel 7)	00ECH	FFFECH	3BH
-			00F0H	FFFFF0H	-
to		(Reserved)		:	to
_			00FCH	FFFFFCH	> -

Note 1: When initiating micro DMA, set at edge detect mode.

Note 2: Micro DMA default priority.

Micro DMA initiation takes priority over other maskable interrupts.

Note 3: Specify the HSCSEL register when selecting INTTX1 or INTHSC that have the same interrupt factor in the default priority 30.

Note4: The INTHSC interrupt is not built into TMP92CY23.

3.4.2 Micro DMA Processing

In addition to general purpose interrupt processing, the TMP92CY23/CD23A also includes a micro DMA function. Micro DMA processing for interrupt requests set by micro DMA is performed at the highest priority level for maskable interrupts (level 6), regardless of the priority level of the interrupt source.

Because the micro DMA function is implemented through the CPU, when the CPU is placed in a stand-by state by a Halt instruction, the requirements of the micro DMA will be ignored (pending).

Micro DMA supports 8 channels and can be transferred continuously by specifying the micro DMA burst function as below.

(1) Micro DMA operation

When an interrupt request is generated by an interrupt source specified by the micro DMA start vector register, the micro DMA triggers a micro DMA request to the CPU at interrupt priority level 6 and starts processing the request. The eight micro DMA channels allow micro DMA processing to be set for up to eight types of interrupt at once.

When micro DMA is accepted, the interrupt request flip-flop assigned to that channel is cleared. Data in one-byte, two-byte or four-byte blocks, is automatically transferred at once from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decremented by 1. If the value of the counter after it has been decremented is not 0, DMA processing ends with no change in the value of the micro DMA start vector register. If the value of the decremented counter is 0, a micro DMA transfer end interrupt (INTTCO to INTTC7) is sent from the CPU to the interrupt controller. In addition, the micro DMA start vector register is cleared to "0", the next micro DMA operation is disabled and micro DMA processing terminates.

If micro DMA requests are set simultaneously for more than one channel, priority is not based on the interrupt priority level but on the channel number: the lower the channel number, the higher the priority (channel 0 thus has the highest priority and channel 7 the lowest).

If an interrupt request is triggered for the interrupt source in use during the interval between the time at which the micro DMA start vector is cleared and the next setting, general purpose interrupt processing is performed at the interrupt level set. Therefore, if the interrupt is only being used to initiate micro DMA (and not as a general-purpose interrupt), the interrupt level should first be set to 0 (i.e., interrupt requests should be disabled).

If using micro DMA and general-purpose interrupts together, first set the level of the interrupt used to start micro DMA processing lower than all the other interrupt levels. (Note) In this case, the cause of general interrupt is limited to the edge interrupt.

The priority of the micro DMA transfer end interrupt (INTTC0 to INTTC3) is defined by the interrupt level and the default priority as the same as the other maskable interrupt.

Note: If the priority level of micro DMA is set higher than that of other interrupts, CPU operates as follows. In case INTxxx interrupt is generated first and then INTyyy interrupt is generated between checking "Interrupt specified by micro DMA start vector" (in the Figure 3.4.1) and reading interrupt vector with setting below. The vector shifts to that of INTyyy at the time.

This is because the priority level of INTyyy is higher than that of INTxxx.

In the interrupt routine, CPU reads the vector of INTyyy because cheking of micro DMA has finished.

And INTyyy is generated regardless of transfer counter of micro DMA.

- INTxxx: level 1 without micro DMA
- INTyyy: level 6 with micro DMA

If micro DMA and general purpose interrupts are being used together as described above, the level of the interrupt which is being used to initiate micro DMA processing should first be set to a lower value than all the other interrupt levels. In this case, edge triggered interrupts are the only kinds of general interrupts which can be accepted.


Although the control registers used for setting the transfer source and transfer destination addresses are 32 bits wide, this type of register can only output 24-bit addresses. Accordingly, micro DMA can only access 16 Mbytes.

Three micro DMA transfer modes are supported: one-byte transfers, two-byte transfer and four-byte transfer. After a transfer in any mode, the transfer source and transfer destination addresses will either be incremented or decremented, or will remain unchanged. This simplifies the transfer of data from memory to memory, from I/O to memory, from memory to I/O, and from I/O to I/O. For details of the various transfer modes, see section 3.4.2 (4), detailed description of the transfer mode register.

Since a transfer counter is a 16-bit counter, up to 65536 micro DMA processing operations can be performed per interrupt source (provided that the transfer counter for the source is initially set to 0000H).

Micro DMA processing can be initiated by any one of 40 different interrupts – the 39 interrupts shown in the micro DMA start vectors in Table 3.4.1 and a micro DMA soft start.

Figure 3.4.2 shows a 2-byte transfer carried out using a micro DMA cycle in transfer destination address INC mode (micro DMA transfers are the same in every mode except counter mode). (The conditions for this cycle are as follows: this cycle is based on an external 8-bit bus, 0 waits, source/transfer destination addresses both even-numbered values.)



(2) Soft start function

The TMP92CY23/CD23A can initiate micro DMA either with an interrupt or by using the micro DMA soft start function, in which micro DMA is initiated by a write cycle which writes to the register DMAR.

Writing "1" to any bit of the register DMAR causes micro DMA to be performed once (If write "0" to each bit, micro DMA doesn't operate). On completion of the transfer, the bits of DMAR which support the end channel are automatically cleared to "0".

Only one channel can be set for DMA request at once. (Do not write "1" to plural bits)


When writing again "1" to the DMAR register, check whether the bit is 0 before writing 1. If read "1", micro DMA transfer isn't started yet.

When a burst is specified by the register DMAB, data is transferred continuously from the initiation of micro DMA until the value in the micro DMA transfer counter is "0" after start up of the micro DMA. If execute soft start during micro DMA transfer by interrupt source, micro DMA transfer counter doesn't change. Don't use Read-modify-write instruction to avoid writing to other bits by mistake.

Symbol	Name	Address	7	6	5	(4)	3 <	20)	0
		40011	DREQ7	DREQ6	DREQ5	DREQ4	DREQ3	DREQ2	DREQ1	DREQ0
DMAR	DMA	109H (Prohibit			20	R/	w	\supset	U	
DIVIAR	Request	(Prohibit RMW)	0	0	0	0	o ()	0	0	0
		,				DMA reque	est in softwa	re		

(3) Transfer control registers

The transfer source address and the transfer destination address are set in the following registers. An instruction of the form LDC cr, r can be used to set these registers.



0 0 0	Mode DMAM0 to DMAM7	
DMAMn[4:0]	Mode Description	Execution
DiviAivin[4.0]	Nidde Description	State Number
0 0 0 z z	Destination INC mode $(DMADn+) \leftarrow (DMASn)$ $DMACn \leftarrow DMACn - 1$ If DMACn = 0 then INTTCn	5 states
0 0 1 z z	Destination DEC mode $(DMADn-) \leftarrow (DMASn)$ DMACn \leftarrow DMACn - 1 If DMACn = 0 then INTTCn	5 states
0 1 0 z z	Source INC mode $(DMADn) \leftarrow (DMASn+)$ $DMACn \leftarrow DMACn - 1$ If $DMACn = 0$ then INTTCn	5 states
0 1 1 z z	Source DEC mode $(DMADn) \leftarrow (DMASn-)$ $DMACn \leftarrow DMACn - 1$ If $DMACn = 0$ then INTTCn	5 states
1 0 0 z z	Source and destination INC mode $(DMADn+) \leftarrow (DMASn+)$ $DMACn \leftarrow DMACn - 1$ If $DMACn = 0$ then INTTCn	6 states
1 0 1 z z	Source and destination DEC mode $(DMADn-) \leftarrow (DMASn-)$ DMACn \leftarrow DMACn - 1 If DMACn = 0 then INTTCn	6 states
1 1 0 z z	Source and destination Fixed mode (DMADn) ← (DMASn) DMACn ← DMACn – 1 /f/DMACn = 0 then INTTCn	5 states
11100	Counter mode DMASn \leftarrow DMASn + 1 DMACn \leftarrow DMACn - 1 If DMACn = 0 then INTTCn	5 states

(4) Detailed description of the transfer mode register

ZZ: 00 = 1-byte transfer 01 = 2-byte transfer

10 = 4-byte transfer

11 = (Reserved)

Note1: The execution state number shows number of best case (1-state memory access). 1state = 50ns at $f_{SYS} = 20MHz$

Note2: N stands for the micro DMA channel number (0 to 7)

DMADn+/DMASn+: Post-increment (register value is incremented after transfer)

DMADn-/DMASn-: Post-decrement (register value is decremented after transfer)

"I/O" signifies fixed memory addresses; "memory" signifies incremented or decremented memory addresses.

Note3: The transfer mode register should not be set to any value other than those listed above.

3.4.3 Interrupt Controller Operation

The block diagram in Figure 3.4.3 shows the interrupt circuits. The left hand side of the diagram shows the interrupt controller circuit. The right hand side shows the CPU interrupt request signal circuit and the halt release circuit.

For each of the 50 interrupts channels there is an interrupt request flag (consisting of a flip-flop), an interrupt priority setting register and a micro DMA start vector register.

The interrupt request flag latches interrupt requests from the peripherals. The flag is cleared to "0" in the following cases: when a reset occurs, when the CPU reads the channel vector of an interrupt it has received, when the CPU receives a micro DMA request (when micro DMA is set), when a micro DMA burst transfer is terminated, and when an instruction that clears the interrupt for that channel is executed (by writing a micro DMA start vector to the INTCLR register).

An interrupt priority can be set independently for each interrupt source by writing the priority to the interrupt priority setting register (e.g., INTEPAD or INTE01). 6 interrupt priorities levels (1 to 6) are provided. Setting an interrupt source's priority level to 0 (or 7) disables interrupt requests from that source. The priority of non-maskable interrupt (watchdog timer interrupts) is fixed at 7.

If more than one interrupt request with a given priority level are generated simultaneously, the default priority (the interrupt with the lowest priority or, in other words, the interrupt with the lowest vector value) is used to determine which interrupt request is accepted first.

The 3rd and 7th bit of the interrupt priority setting register indicate the state of the interrupt request flag and thus whether an interrupt request for a given channel has occurred.

If several interrupts are generated simultaneously, the interrupt controller sends the interrupt request for the interrupt with the highest priority and the interrupt's vector address to the CPU. The CPU compares the mask value set in $\langle IFF2:0 \rangle$ of the status register (SR) with the priority level of the requested interrupt; if the latter is higher, the interrupt is accepted. Then the CPU sets SR $\langle IFF2:0 \rangle$ to the priority level of the accepted interrupt, new interrupt requests with a priority value equal to or higher than the value set in SR $\langle IFF2:0 \rangle$ (e.g., interrupts with a priority higher than the interrupt being processed) will be accepted.

When interrupt processing has been completed (e.g., after execution of a RETI instruction), the CPU restores to SR<IFF2:0> the priority value which was saved on the stack before the interrupt was generated.

The interrupt controller also includes eight registers which are used to store the micro DMA start vector. Writing the start vector of the interrupt source for the micro DMA processing (see Table 3.4.1), enables the corresponding interrupts to be processed by micro DMA processing. The values must be set in the micro DMA parameter registers (e.g., DMAS and DMAD) prior to micro DMA processing.




Figure 3.4.3 Block Diagram of Interrupt Controller

Cymrae - I	1	- -	1	ng register	-	1				1
Symbol	Name	Address	7	6	5	4	3	2	1	0
				IN	T1			IN	Т0	
	INT0 &		I1C	I1M2	I1M1	I1M0	I0C	10M2	I0M1	IOMO
INTE01	INT1	00D0H	R		R/W		R		R/W	
	Enable		0	0	0	0	0 <	0	0	0
			1:INT1	Inter	rupt request	level	1:INT0	Inter	rupt request	level
				IN					T2	
	INT2&		I3C	I3M2	I3M1	I3M0	I2C	12M2	I2M1	12M0
INTE23	INT3	00D1H	R		R/W		R		R/W	
	Enable		0	0	0	0 <	o	0	0	0
			1:INT3	Interrupt request level			1:INT2		rupt request	
				IN					T4	
	INT4&		I5C	I5M2	I5M1	I5M0	14C	I4M2	I4M1	I4M0
INTE45	INT5	00D2H	R	101012	R/W		R		RAW	141010
-	Enable		0	0	0	6	0	0		0
		1:INT5		rupt request		1:INT4		rupt request	_	
			CINI.I				1. IN14		T6	
	INT6&		170	IN IZM2					16 16M1	ICMO
INTE67	INT7	00D3H	I7C	17M2	17M1	17M0	16C	6M2		16M0
	Enable		R	0	R/W		R	R/W		0
	Enable		0	0	0	Ŏ	0 ((Interrupt request level		
			1:INT7		rupt request	level	1:INT6			level
	INTTA0 & INTTA1 Enable	1 00D4H		INTTA1(7	-(7/		TMRA0)	
			ITA1C	ITA1M2		ITA1M0	ITAOC)	ITA0M2	ITA0M1	ITAOMO
INTETA01			R	- 4(R/W		R		R/W	
			0	0	0	<u> </u>	0	0	0	0
			1: INTTA1 Interrupt request level				1:INTTA0	Inter	rupt request	level
				INTTA3	TMRA3)		\sim	INTTA2	TMRA2)	
	INTTA2 &		ITA3C	С ІТАЗМ2 ІТА		(ITA3M0	ITA2C	ITA2M2	ITA2M1	ITA2M0
INTETA23	INTTA3	00D5H	R)	R/W		R		R/W	
	Enable		0	0	0		0	0	0	0
			1: INTTA3	Inter	rupt request	tevel	1:INTTA2	1:INTTA2 Interrupt request level		
			$\langle \langle \langle \rangle \rangle / \rangle$	/						
				INTTA5(TMRA5)			INTTA4	TMRA4)	
	INTTA4 &		ITA5C	INTTA5(ITA5M2	ITA5M1	ITA5M0	ITA4C	ITA4M2	IMRA4) ITA4M1	ITA4M0
INTETA45	INTTA5	00D6H	ITA5C R			ITA5M0	ITA4C R	1	· · · · ·	ITA4M0
INTETA45		00D6H			ITA5M1) ITA5M0 0		1	ITA4M1	ITA4M0 0
NTETA45	INTTA5	00D6H	R	ITA5M2	ITA5M1 R/W	0	R	ITA4M2 0	ITA4M1 R/W	0
INTETA45	INTTA5	00D6H	R 0	ITA5M2	ITA5M1 R/W 0	0	R 0	ITA4M2 0	ITA4M1 R/W 0	0
NTETA45	INTTA5	00D6H	R 0	ITA5M2	ITA5M1 R/W 0	0	R 0	ITA4M2 0	ITA4M1 R/W 0	0
INTETA45	INTTA5	ООДЕН	R 0	ITA5M2	ITA5M1 R/W 0	0	R 0	ITA4M2 0	ITA4M1 R/W 0	0
	INTTA5	ООДЕН	R 0	ITA5M2	ITA5M1 R/W 0	0	R 0	ITA4M2 0	ITA4M1 R/W 0	0
	INTTA5	ООДЕН	R 0	ITA5M2	R/W 0 rupt request	0 level	R 0 1: INTTA4	ITA4M2 0 Inter	ITA4M1 R/W 0 rupt request	0
NTETA45	INTTA5	ООДЕН	R 0	ITA5M2	M2 IxxN	0 level M1 IxxIV	R 0 1: INTTA4	ITA4M2 0 Inter	ITA4M1 R/W 0 rupt request	0
	INTTA5	ООДЕН	R 0	ITA5M2	M2 IxxI	0 level M1 lxxN 0	R 0 1: INTTA4	ITA4M2 0 Inter Functio	ITA4M1 R/W 0 rupt request on (Write) equests	0
	INTTA5	оорен	R 0	ITA5M2 0 Inter	M2 IxxM 0 0 0 0 0 0 0 0 0	0 level M1 lxxIV 0 1	R 0 1: INTTA4	ITA4M2 0 Inter Functic	ITA4M1 R/W 0 rupt request pn (Write) equests y level to 1	0
	INTTA5 Enable		R 0		M2 IxxI 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1	0 level M1 lxxIV 0 1 0	R 0 1: INTTA4	ITA4M2 0 Inter Functio	ITA4M1 R/W 0 rupt request pon (Write) equests y level to 1 y level to 2	0
	INTTA5		R 0	ITA5M2 0 Inter	M2 IxxN 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 level M1 IxxIV 0 1 0 1	R 0 1: INTTA4	ITA4M2 0 Inter Functio	ITA4M1 R/W 0 rupt request on (Write) equests y level to 1 y level to 2 y level to 3	0
INTETA45	INTTA5 Enable		R 0		M2 IxxN 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 level M1 IxxIV 0 1 0 1 0	R 0 1: INTTA4	Function Fun	ITA4M1 R/W 0 rupt request pon (Write) equests y level to 1 y level to 2 y level to 3 y level to 4	0
	INTTA5 Enable		R 0		M2 IxxN 0 1 1 1 1 1 1 1 1 1 1 1 1 1	0 level M1 IxxIV 0 1 0 1 0 1 0	R 0 1: INTTA4	ITA4M2 0 Inter Functio	ITA4M1 R/W 0 rupt request pn (Write) equests y level to 1 y level to 2 y level to 3 y level to 3 y level to 4 y level to 5	0

(1) Interment level actting orist

Symbol	Name	Address	7	6	5		4	3	2	1	0		
Symbol	Iname	Addless	1	0 INT1	-		4	5					
				1		N/1			1	IRX0M1			
INTES0	INTRX0 & INTTX0	00D8H	ITX0C	ITX0M2			ITX0M0	IRX0C	IRX0M2		IRX0M0		
INTESU	Enable	000011	R 0	0	R/\ 0	1	0	R 0	0	R/W 0	0		
	Enable		-	-					A-				
			1:INTTX0		rupt rec	•	evei	1:INTRX0		rupt request	level		
	INTRX1 &		ITX1C	ITX1/INT	ITX1		ITX1M0			IRX1M1	IRX1M0		
	INTTX1/	00D9H	R		R/\			IRX1C R	IRX1M2	R/W	IKATIVIU		
INTES1HSC	INTHSC	000911	0 R	0	K/1 0		0	R 0		0	0		
	Enable		1:INTTX1	-	rupt rec			1:INTRX1		-			
						Juestie	evei		INTRX1 Interrupt request level INTRX2				
	INTRX2 &		ITX2C	INTT ITX2M2	ITX2	0.44	ITX2M0	IRX2C	IRX2M2	IRX2M1	IRX2M0		
INTES2	INTRAZ &	00DAH	R		R/\		TTAZIVIU	R			IRAZIVIU		
_	Enable	UUDAH		0	R/\	1	- (R	0	R/W	0		
	LIIADIC			-					0		0		
			1:INTTX2	Inter	rupt red	quest le	ever	1:INTRX2	17	Interrupt request level			
			_	-		i	(\mathcal{A})		INTS				
INTESB0	INTSBE0	00DCH		_	-		$\langle z \rangle$	ISBEOC	ISBE0M2	ISBE0M1	ISBE0M0		
INTEGDU	Enable		_		-	$(\cap$	$\overline{\frown}$	R		R/W	0		
			_						0	Ŭ	0		
				Always v	write_0	\leftarrow	\rightarrow	1:INTSBEC		rupt request	level		
				-		\rightarrow				1			
	INTSBE1	00DDH		-	(\rightarrow	_	ISBE1C	ISBE1M2	ISBE1M1	ISBE1M0		
INTESB1	Enable		_	1				Ř	_	R/W			
			_				-7		0	0	0		
				Always v	~		\rightarrow	1:INTSBE1 Interrupt request level					
			ITDALO	INTTB01	Ĭ	, ,	TRAMA	TRACO	INTTB00	í í	TRACING		
	INTTB00 &		ITB01C	ITB01M2			ITB01M0	ITB00C	ITB00M2	ITB00M1	ITB00M0		
INTETB0	INTTB01 Enable	00E0H	R	0	R/\	1		R		R/W			
	LIIADIE		0	\sim /	0	1	0		0 0 0 Interrupt request level				
			1:INTTB01	Inter	rupt rec	questie		1:INTTB00			level		
						27	\sim	ITDOAO	INTTBO0	1			
	INTTBO0 (Overflow)	00E1H		-	-(7		_	ITBO0C	ITBO0M2		ITBO0M0		
INTEIDOU	(Overnow) Enable					Y		R		R/W			
	LIIADIE		_				_		0	0	0		
				Always v		-		1:INTTBO		rupt request	level		
		$\overline{\gamma}$		INTTB11(INTTB10	, í			
INTETB1	INTTB10 & INTTB11	Q0E2H	ITB11C	ITB11M2	TB1		ITB11M0	ITB10C	ITB10M2	ITB10M1	ITB10M0		
	Enable	UUEZH	R 0 <	0	R/\ 0		0	R 0	0	R/W 0	0		
\wedge			0 1:INTTB11					0 1:INTTB10	-	rupt request			
		9		Inter	rupt red	Juestie	evei				level		
		())									
					•	•							
				lxx			1 1/2/	40	Functio	n (Mrita)			
	\sim		~			IxxM				on (Write)			
				(0	0		les interrupt re	•			
	ļ			(0	1		nterrupt priorit	•			
Interrup	* t request flag	a		(1	0		nterrupt priorit nterrupt priorit	•			
	,			1		1 0	1		nterrupt priorit				
						0	1		nterrupt priorit				
				1	-	1	0		nterrupt priorit				
					1	1	1		les interrupt re				
				'				21000		1			

Note: INTHSC interrupt is not built into TMP92CY23.

Symbol	Name	Address	7	6	5		4	3		2	1	0
2,11001					5		-	0		INTTBO1(
	INTTBO1		_	_	_		_	ITBO	10	ITBO1M2	ITBO1M1	ITBO1M0
INTETBO1	(Overflow)	00E3H	_	ļ		I		R			R/W	
	Enable	002311			_			0		0	0	0
	Enable		-	_	-		-	-	DO4		-	0
				Always				1:INTT	BO1	2	upt request l	evel
				INT	1				_			
	INTP0 &	00541	IP0C	IP0M2	IPON		0M0	IAD	C	IADM2	IADM1	IADM0
INTEPAD	INTAD Enable	00E4H	R		R/W			R	6	$\overline{\gamma}$	R/W	
	Enable		0	0	0		0	<u> </u>	-\\	0	0	0
			1:INTP0	Interr	upt requ	lest level		1:INT	AD		upt request l	evel
				_					\rightarrow	INTR		
	INTRTC		-	-	-		-	VRG		IRM2	IRM1	IRM0
INTERTC	Enable	00E5H	_		-			R	<u> </u>	(R/W	
			-	-	-		-0	0		0 ~1	0	0
				Always v			$\overline{\gamma}$	1:INTF	RTC		pt request l	evel
				NM	//	($\langle \rangle$)				
	NMI &	0077	INCNM	_	-	\rightarrow	$ \ge $		VD 💙		V))	-
INTNMWDT		00EFH	R		-	$\square(\square)$		R		7/7	<u> </u>	1
	Enable		0	_	L f	$ \land $	_`	0	_((-	-
			1: NMI		ways wr	ite "0" 🗸		1:INTV	VDT		ways write 0	
				INTTC1(\rightarrow		(77			1
	INTTC0 &		ITC1C	ITC1M2	UTC1	~	1M0		¢∕	ITC0M2	ITC0M1	ITC0M0
INTETC01	INTTC1	00F0H	R	$- \langle \langle$	R/W		$(\frown$	R	\bigcirc		R/W	1
	Enable		0	0	0		0	0		0	0	0
			1:INTTC1		1	lest level		1:INT	IC0	Interru	upt request l	evel
				INTTC3(\searrow		INTTC2(I	·	1
	INTTC2 &		ITC3C	ITC3M2	ITC3		3M0	ITC2	2C	ITC2M2	ITC2M1	ITC2M0
INTETC23	INTTC3	00F1H	R		R/W			R			R/W	
	Enable		0	0	0	~ \\	0	0		0	0	0
			1:INTTC3			iest level	>	1:INTT	C2		upt request l	evel
				INTTC5(76			_	INTTC4(E	· · ·	
	INTTC4 &		ITC5C	ITC5M2	ITC5		5M0	ITC4	C	ITC4M2	ITC4M1	ITC4M0
INTETC45	INTTC5	00F2H	R		R/W		_	R			R/W	
	Enable			0	20	7	0	0				0
	~	\sim	1:INTTC5			iest level		1:INT	104		upt request l	evel
		$\langle \rangle$	170-5	INTTC7(INTTC6(E		170000
	INTTC6 & INTTC7	00F3H	ITC7C	NTC7M2	ITC7		7M0	ITC6	ыC	ITC6M2	ITC6M1	ITC6M0
INTETC67	Enable		R		R/W		_	<u>R</u>		0	R/W	0
\langle	Endple))	0	0 Vinterr	0		0	0 1.INITT		0	0	0
			1:INTTC7	Interr	upt requ	lest level		1:INTT		Interro	upt request l	evei
$\langle \in$			$\leq \leq$	シー								
	\searrow		\searrow		ſ							
			J		<u></u>							
				lxx	M2	lxxM1	lxx	M0		Functio	n (Write)	
					0	0	C		Disable	es interrupt re	quests	
					0	0	1			terrupt priority	•	
	\downarrow				0	1	C			terrupt priority		
Interrupt	t request flag)		(0	1	1	1 5	Sets in	terrupt priority	level to 3	
	-				1	0	C	b s	Sets in	terrupt priority	level to 4	
					1	0	1	1 5		terrupt priority	level to 5	
					1 1 1	0 1 1		1 S	Sets in	terrupt priority terrupt priority es interrupt ree	r level to 5 r level to 6	

Symbol	Name	Address	7	6	5	4	3	2	1	0
			/	/	/	/	/			NMIREE
					/	/			/	W
	Interrupt	00F6H						\sim		0
IIMC	IIMC Input	(Prohibit								NMI
mode	RMW)						(\bigcirc)		0:Falling	
	Control	,							r	1:Falling
							6	$\overline{\gamma}$		and
							\land (($(\langle \rangle)$		Rising
			I7LE	I6LE	I5LE	I4LE	13LE	12LE	I1LE	IOLE
	Interrupt	005411				١	N(>		
IIMC2	Input	00FAH (Prohibit RMW)	0	0	0	0	0	0	0	0
IIIVIO2			INT7	INT6	INT5	INT4	INT3	INT2	JINT 1	INT0
	Control2		0:Edge	0:Edge	0:Edge	0:Edge	0:Edge	0:Edge	0:Edge	0:Edge
			1:Level	1:Level	1:Level	1:Level	1;Level	1:Level	1:Level	1:Level
			17EDGE	I6EDGE	I5EDGE	14EDGE	I3EDGE	I2EDGE	I1EDGE	I0EDGE
	Interrupt	00FBH	0	0	0	0	0	0	6	0
IIMC3	Input	(Prohibit	INT7	INT6	INT5	INT4	INT3	INT2	INT1	INT0
		RMW)	0: Rising	0: Rising	0: Rising	0: Rising	0: Rising	0: Rising	0: Rising	0: Rising
	Control3	,	/High	/High	/High	/High	/High	/High	/High	/High
			1: Falling	1: Falling	1: Falling	1: Falling	1: Falling	1: Falling	1: Falling	1: Falling
			/Low	/Low	Low	/Low	Low	/Low	/Low	/Low
			CLRV7	CLRV6	CLRV5	CLRV4	CLRV3	CLRV2	CLRV1	CLRV0
		00F8H		\square	\bigtriangledown		N))			
INTCLR		(Prohibit RMW)	0		0	0	0	0	0	0
	MC2 Input mode Control2			clear the inte	rrupt reques	t flag by the	writing of a	micro DMA :	starting vect	or

(2) External interrupt control

Note 1: Disable INT0 to INT7 requests before changing INT0 to INT7 pins mode from level sense to edge sense.

Setting example for case of INTO:

DI LD (IIMC2) ,XXXXXX0-B

LD (INTCLR), 0AH

NOP

NOP NOP EI Change from "level" to "edge". Clear interrupt request flag.

Wait EI execution.

X: Don't care, -: No change

Note 2:

See electrical characteristics in section 4 for external interrupt input pulse width.

Note 3: In a setup of a port, when choosing a 16-bit timer input and performing capture control, INT5 and INT6 operate not according to a setup of IIMC2 and IIMC3 register but according to a setup of TB1MOD<TB1CPM1:0>.

		e 3.4.2 Settings of External Ir	
Interrupt Pin	Shared Pin	Mode	Setting Method
		Rising edge	IIMC2 <i0le> = "0", IIMC3<i0edge> = "0"</i0edge></i0le>
INT0	P74	Falling edge	IIMC2 <i0le> = "0", IIMC3<i0edge> = "1"</i0edge></i0le>
		High level	IIMC2 <i0le> = "1", IIMC3<i0edge> = "0"</i0edge></i0le>
			IIMC2 <i0le> = "1", IIMC3<i0edge> = "1"</i0edge></i0le>
		Rising edge	IIMC2 <i1le> = "0", IIMC3<i1edge> = "0"</i1edge></i1le>
INT1	PC1	Falling edge	IIMC2 <i1le> = "0", IIMC3<i1edge> = "1"</i1edge></i1le>
	FGI	☐ → ← → High level	IIMC2 <i1le> = "1"; IIMC3<i1edge> = "0"</i1edge></i1le>
			IIMC2 <i1le> = "1", IIMC3<i1edge> = "1"</i1edge></i1le>
		Rising edge	IIMC2 <i2le> = "0", IIMC3<i2edge> = "0"</i2edge></i2le>
IN ITO	Boo	Falling edge	IIMC2 <i2le> = "0", IIMC3<i2edge> = "1"</i2edge></i2le>
INT2	PC2	→ → High level	IIMC2 <i2le> = "1", IIMC3<i2edge> = "0"</i2edge></i2le>
		Low level	IIMC2 <i2le> = "1", IIMC3<i2edge> = "1"</i2edge></i2le>
		Rising edge	IIMC2 <i3le> = "0", IIMC3<i3edge> = "0"</i3edge></i3le>
IN ITO	Boo	Falling edge	IIMC2 <i3le> = "0", IIMC3<i3edge> = "1"</i3edge></i3le>
INT3	PC3	J ← High level	IIMC2 <i3le> = "1", IIMC3<i3edge> = "0"</i3edge></i3le>
			IIMC2 <i3le> = "1", IIMC3<i3edge> = "1"</i3edge></i3le>
		Rising edge	IIMC2 <i4le> = "0", IIMC3<i4edge> = "0"</i4edge></i4le>
	DD 0	Falling edge	IIMC2 <i4le> = "0", IIMC3<i4edge> = "1"</i4edge></i4le>
INT4	PD0	High level	HMC2 <i4le> = "1", IIMC3<i4edge> = "0"</i4edge></i4le>
		Low level	IIMC2 <i4le> = "1", IIMC3<i4edge> = "1"</i4edge></i4le>
	\bigcirc	Rising edge	IIMC2 <i5le> = "0", IIMC3<i5edge> = "0"</i5edge></i5le>
		Falling edge	IIMC2 <i5le> = "0", IIMC3<i5edge> = "1"</i5edge></i5le>
INT5	PD1	High level	IIMC2 <i5le> = "1", IIMC3<i5edge> = "0"</i5edge></i5le>
			IIMC2 <i5le> = "1", IIMC3<i5edge> = "1"</i5edge></i5le>
	~ 2	Rising edge	IIMC2 <i6le> = "0", IIMC3<i6edge> = "0"</i6edge></i6le>
	PD2	Falling edge	IIMC2 <i6le> = "0", IIMC3<i6edge> = "1"</i6edge></i6le>
INT6	PDZ	- → → High level	IIMC2 <i6le> = "1", IIMC3<i6edge> = "0"</i6edge></i6le>
	\bigcirc	Low level	IIMC2 <i6le> = "1", IIMC3<i6edge> = "1"</i6edge></i6le>
$\langle -$)	Rising edge	IIMC2 <i7le> = "0", IIMC3<i7edge> = "0"</i7edge></i7le>
		Falling edge	IIMC2 <i7le> = "0", IIMC3<i7edge> = "1"</i7edge></i7le>
INT7 💛	PD3	High level	IIMC2 <i7le> = "1", IIMC3<i7edge> = "0"</i7edge></i7le>
			IIMC2 <i7le> = "1", IIMC3<i7edge> = "1"</i7edge></i7le>

Symbol	Name	Address	7	6	5	4	3	2	1	0
			-					IR2LE	IR1LE	IR0LE
			W	//	//	/	\sim		W	
	SIO		0	/	/	/		1	1	1
SIMC	interrupt	F5H (Prohibit	Always					0: INTRX2		0: INTR
SINC	mode	RMW)	write "1"					edge mode	edge mode	edge mode
	control	,	(Note)						12 INTRX1	
								level	level	level
							(mode	mode	mode
	evel enab					<u>A</u>			$\langle \langle \rangle$	>
	-	ect INTRX	2			$\overline{}$	\searrow			
1 '	'H" level l	NTRX2				(V/)) .	\diamond (C	$)/\tilde{b}$	
	evel enab				G	\sim	/		<u>40</u>	
		ect INTRX	1		(\mathcal{C}		
	'H" level l				-4(-)	\rightarrow		$\langle \rangle$		
					$\overline{)}$		6	$\sum \mathcal{O}$		
ITRX0 ri	sing edge	e enable			$\leq \sim \leq \sim$	~ _	(7)	$\langle \uparrow \rangle$		
0	Edae dete	ect INTRX	0		$\overline{}$			ノ		
	'H" level l		-	$-\mathcal{L}$	$\overline{}$					
I		-		\square	\sim	$\overline{}$				
							< / /			
)		\sim			
			()	\wedge	\sim			
)					
)					
			() A				
		\square					~/			
							~/			
							~/			
	~						~/			
~										
	S.									

(4) Interrupt request flag clear register

The interrupt request flag is cleared by writing the appropriate micro DMA start vector, as given in Table 3.4.1, to the register INTCLR.

For example, to clear the interrupt flag INT0, perform the following register operation after execution of the DI instruction.

								(\bigcirc)			
Symbol	Name	Address	7	6	5	4	3	2	<u>}</u> 1	0	
		5011	CLRV7	CLRV6	CLRV5	CLRV4	CLRV3	CLRV2	CLRV1	CLRV0	
INTCLR	Interrupt clear	F8H	$W (\sqrt{2})$								
INTOLIX	control	(Prohibit RMW)	0	0	0	0	0))	0	0	
						Interrup	t vector	\geq			

INTCLR $\leftarrow 0AH$ Clears interrupt request flag INTO.

(5) Micro DMA start vector registers

These registers assign micro DMA processing to sets which source corresponds to DMA. The interrupt source whose micro DMA start vector value matches the vector set in one of these registers is designated as the micro DMA start source.

When the micro DMA transfer counter value reaches "0", the micro DMA transfer end interrupt corresponding to the channel is sent to the interrupt controller, the micro DMA start vector register is cleared, and the micro DMA start source for the channel is cleared. Therefore, in order for micro DMA processing to continue, the micro DMA start vector register must be set again during processing of the micro DMA transfer end interrupt.

If the same vector is set in the micro DMA start vector registers of more than one channel, the lowest numbered channel takes priority.

Accordingly, if the same vector is set in the micro DMA start vector registers for two different channels, the interrupt generated on the lower numbered channel is executed until micro DMA transfer is complete. If the micro DMA start vector for this channel has not been set in the channel's micro DMA start vector register again, micro DMA transfer for the higher-numbered channel will be commenced. (This process is known as micro DMA chaining.)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	DMAG		/		DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
DMA0V	DMA0 start	100H					R/	W	-	
Billinite V	vector	10011			0	0	0	0	0	0
			_				DMA0/st	art vector	1	
	DMA1				DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
DMA1V	start	101H				[W	1	
	vector				0	0	0	0	0	0
								art vector		
	DMA2				DMA2V5	DMA2V4	DMA2V3	//	DMA2V1	DMA2V0
DMA2V	start	102H				/		W		
	vector				0	0 (0	0	0
							DMA2 st		<u></u>	
	DMA3		\backslash		DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
DMA3V	start	103H			0			W C		0
	vector				0		/	art vector	0	0
			\backslash	/	DMA4V5	DMA4V4	DMA4V3		DMA4V1	DMA4V0
	DMA4	104H	/	/				w	<u></u>	2.1
DMA4V	start vector		/		.0	0	0	0	0	0
	VECIOI					>	DMA4 st	art vector		
			/	\neq	DMA5V5	DMA5V4	DMA5V3	DMA5V2	DMA5V1	DMA5V0
DMA5V	DMA5	105H	/	Y	\sim		R	W		
DIVIASV	start vector	105H	/	Å	O	0	0	0	0	0
					> <	$\langle \langle \rangle$	DMA5 st	art vector		
				\square	DMA6V5	DMA6V4	DMA6V3	DMA6V2	DMA6V1	DMA6V0
DMA6V	DMA6	106H	\backslash	X			R	Ŵ		
DIVIAOV	start vector		X		0 🔇	0	0	0	0	0
))	$\langle \cdot \rangle$	\sum	DMA6 st	art vector		
				\sim	DMA7V5	DMA7V4	DMA7V3	DMA7V2	DMA7V1	DMA7V0
DMA7V	DMA7	10711	\checkmark	\square		\geq		W		
DIVIA7 V	start vector	107H			76	0	0	0	0	0
	<						DMA7 st	art vector		

(6) Specification of a micro DMA burst

Specifying the micro DMA burst function causes micro DMA transfer, once started, to continue until the value in the transfer counter register reaches "0". Setting any of the bits in the register DMAB which correspond to a micro DMA channel (as shown below) to 1 specifies that any micro DMA transfer on that channel will be a burst transfer.

Name	Address	7	6	5	4	3	(2)	∕> 1	0		
DMAB DMA 108		DBST7	DBST6	DBST5	DBST4	DBST3	DBST2	DBST1	DBST0		
	1084	R/W_ (7/									
burst	10011	0	0	0	0	0		0	0		
			1: DMA burst request								
	DMA	DMA 108H	DBST7	DBST7 DBST6	DBST7 DBST6 DBST5	DMA burst DBST7 DBST6 DBST5 DBST4	DMA burst DBST7 DBST6 DBST5 DBST4 DBST3 0	DMA burst DBST7 DBST6 DBST5 DBST4 DBST3 DBST2 0 0 0 0 0 0 0 0	DMA burst DBST7 DBST6 DBST5 DBST4 DBST3 DBST2 DBST1		



(7) Notes


The instruction execution unit and the bus interface unit in this CPU operate independently. Therefore, immediately before an interrupt is generated, if the CPU fetches an instruction which clears the corresponding interrupt request flag, the CPU may execute this instruction in between accepting the interrupt and reading the interrupt vector. In this case, the CPU will read the default vector 0004H and jump to interrupt vector address FFFF04H.

To avoid this, an instruction which clears an interrupt request flag should always be placed after a DI instruction. And in the case of setting an interrupt enable again by EI instruction after the execution of clearing instruction, execute EI instruction after clearing and more than 3-instructions (e.g., "NOP" × 3 times).

If it placed EI instruction without waiting NOP instruction after execution of clearing instruction, interrupt will be enabled before request flag is cleared.

In the case of changing the value of the interrupt mask register <IFF2:0> by execution of POP SR instruction, disable an interrupt by DI instruction before execution of POP SR instruction.

In addition, please note that the following two circuits are exceptional and demand special attention.



Note: The following instructions or pin input state changes are equivalent to instructions which clear the

interrupt request flag.

INT0 to INT7: Instructions which switch to level mode after an interrupt request has been generated in edge mode.

The pin input changes from "high to low" and "low to high" after an interrupt request has been generated in level mode. ("H" \rightarrow "L", "L" \rightarrow "H")

INTRX0 to INTRX2: Instructions which read the receive buffer.

3.5 Function of Ports

The TMP92CY23/CD23A I/O port pins are shown in Table 3.5.1. In addition to functioning as general-purpose I/O ports, these pins are also used by the internal CPU and I/O functions. Table 3.5.2 to Table 3.5.4 list the I/O registers and their specifications.

Port Name	Pin Name	Number of Pins	I/O	R	I/O Setting	Pin Name for Built-in Function
Port 0	P00 to P07	8	I/O	I	Bit	D0 to D7
Port 1	P10 to P17	8	I/O	-	Bit	D8 to D15
Port 4	P40 to P47	8	I/O	-	Bit	A0 to A7
Port 5	P50 to P57	8	I/O	-	Bit	A8 to A15
Port 6	P60 to P67	8	I/O	-	Bit	A16 to A23
Port 7	P70	1	I/O	PU	Bit	RD
	P71	1	I/O	PU	(//Bît	SRWR
	P72	1	I/O	PU	Bit	SRLLB
	P73	1	I/O	PU	Bit	SRLUB
	P74	1	Input	2	(Fixed)	INTO
	P76	1	I/O <	1(-)	Bit	XT-1
	P77	1	I/O	\mathcal{A}	Bit	XT2
Port 8	P80	1	Output		(Fixed)	CS0, TA1OUT
	P81	1	Output		(Fixed)	CS1, TA3OUT
	P82	1	Output		(Fixed)	CS2
	P83	1		-	Bit	CS3, WAIT, TA5OUT
Port C	PC0	1	Input	I	(Fixed)	TAOIN
	PC1	1	Input	I	(Fixed)	INT1
	PC2	1 ((I	(Fixed)	INT2
	PC3	1	Input	-	(Fixed)	INT3
Port D	PD0		I/O	~	Bit	INT4,TB0OUT0
	PD1	(4/3)	Input		(Fixed)	INT5,TB1IN0
	PD2		<u>I</u> /O	77	Bit	INT6,TB1IN1,TXD2
	PD3	17	1/Q		Bit	INT7,TB1OUT0,RXD2
	PD4	1	I/O)"	Bit	TB1OUT1,SCLK2, CTS2
Port F	PF0	1	< t/0		Bit	TXD0
	RF1	1	¥Q	I	Bit	RXD0
	PF2	1	I/O	I	Bit	SCLK0, CTS0, CLK
	PF3	1 (1/0	I	Bit	TXD1, HSSO
. (PF4	1	1/0	I	Bit	RXD1, HSSI
$\langle \rangle$	RF5	$\frac{1}{1}$	1/0	I	Bit	SCLK1, CTS1, HSCLK
Port G	PG0 to PG7	> 8(Input	-	(Fixed)	AN0 to AN7,KI0 to KI7
Port L	PL0 to PL3	$\sqrt{4}$	Input	-	(Fixed)	AN8 to AN11, ADTRG (PL3)
Port N	PN0	$\langle \langle \rangle$	I/O	-	Bit	SCK0
\sim	PN1	1	I/O	-	Bit	SO0,SDA0
*	PN2	1	I/O	-	Bit	SI0,SCL0
	PN3	1	I/O	I	Bit	SCK1
	PN4	1	I/O	-	Bit	SO1,SDA1
	PN5	1	I/O	_	Bit	SI1,SCL1

Table 3.5.1	Port Functions

(R: PU = with programmable pull-up resistor, U = with pull-up resistor)

Note: HSSO, HSSI and HSCLK functions are not built into TMP92CY23.

						X: D	on't care
Port	Pin Name	Specification			I/O Regi	ister	
FUIL	Fill Name	Specification	Pn	PnCR	PnFC	PnFC2	PnODE
Port 0	P00 to P07	Input port	Х	0	$\langle \rangle$		
		Output port	х	1		None	None
		D0 to D7 bus	х	Х	(1		
Port 1	P10 to P17	Input port	х	0		リ	
		Output port	х	1 ((None	None
		D8 to D15 bus	- x <	$\sum x \langle v \rangle$	$\left(\begin{array}{c} \end{array} \right)$		
Port 4	P40 to P47	Input port	х	0			
		Output port	х	$\left(\left(1 \right) \right)$	0	None	None
		A0 to A7 output	X	X	1		
Port 5	P50 to P57	Input port	x	9	0		
		Output port	X	1	0	None	None
		A8 to A15 output		> x	1	$\langle \backslash \rangle$	
Port 6	P60 to P67	Input port	(/x))	0 /		$)) \sim$	
		Output port	X	1		None)	None
		A16 to A23 output	X	Х	_1		
Port 7	P70	Input port (Without pull-up)	0	0	0	\checkmark	
		Input port (With pull-up)	1	0			
		Output port	Х	(1)	<u> </u>		
		RD output	Х	(x/))1		
	P71	Input port (Without pull-up)	0	0	0		
		Input port (With pull-up)	ζ1	0	0		
		Output port	X)1	0		
		SRWR	X	/x	1		
	P72	Input port (Without pull-up)	0	0	0		
		Input port (With pull-up)	1	0	0		
		Output port	X	1	0		
		SRLLB	x	Х	1		
	P73	Input port (Without pull-up)	0	0	0		
		Input port (With pull-up)	1	0	0	None	None
		Output port	х	1	0		
		SRLUB	х	Х	1		
	P74	Input port	х	0	0		
	\sim	INTO	Х	0	1		
	P76	Input port	х	0			
		Output port ("0" output)	0	1	1		
\wedge		Output port ("HZ" output)	1	1	None		
		XT1 input	X	X	1		
	P77	Input port	X	0		1	
$\langle -$		Output port ("0" output)	0	1			
		Output port ("HZ" output)	1	1	None		
	>	XT2 output	x	X	1		

Table 3.5.2	I/O Registers	and Specifications	(1/3)
	., e i tegiotoro	and opcontoationo	(1,0)

						X: Do	on't care
Port	Pin Name	Specification		l/	/O Regis	ter	
FUIL	Fin Name	Specification	Pn	PnCR	PnFC	PnFC2	PnODE
Port 8	P80 to P81	Output port	Х	4	0	0	
	P80	CS0 output	Х		\nearrow	0	
		TA1OUT	Х		(\mathbf{x})	1	
	P81	CS1 output	Х	None	\sum	ο	
		TA3OUT	Х	6	X	1	
	P82	Output port	x <		()o	None	None
		CS2 output	Х	\geq	1	None	None
	P83	Input port	x	$\left(0\right) $	> 0	0	
		Output port	X		0	0	
		WAIT input	×	0	1	0	
		CS3 output	X	1	1	9	>
		TA5OUT		2 1	0	7	
Port C	PC0	Input port	// x))	\sim	, d C		
		TA0IN input	X	~	7	2/))	
	PC1	Input port	X		0		
		INT1 input	X	None		None	None
	PC2	Input port	Х	None	~0/	None	None
		INT2 input	Х	$(\overline{\Omega})$	1		
	PC3	Input port	X) 0		
		INT3 input	X		1		
Port D	PD0	Input port	$\langle x \rangle$	0	0		
		Output port	X) h	0	None	
		INT4 input	X	0	1	None	
		TBOOUTO	Х	ັ 1	1		
	PD1	Input port	X		0	0	
		INT5Input	X	None	0	1	
		TBOINO	X		1	0	
	PD2	Input port	×	0	0	0	
		Output port	Х	1	0	0	
		INT6 input	Х	0	0	1	
		TB0IN1 input	Х	0	1	0	
		TXD2 output (3-state)	Х	1	1	0	None
	\sim	TXD2 (Open drain)output	Х	1	1	1	
	PD3	Input port	Х	0	0	0	
		Output port	Х	1	0	0	
\sim	())	INT7 input	Х	0	0	1	
		RXD2 input	Х	0	1	0	
		TB1QUT0 output	Х	1	1	0	
\square	PD4	Input port	Х	0	0	0	
		Output port	Х	1	0	0	
		SCLK2 input, CTS2 input	Х	0	0	1	
		SCLK2 output	Х	1	0	1	
		TB1OUT1	Х	1	1	0	

Table 3.5.3	I/O Registers	and Specifications	(2/3)
	., • • g. • . • .		(-, -,

D (I/O I	Register		
Port	Pin Name	Specification	Pn	PnCR	PnFC	PnFC2	SIOCNT	PnODE
Port F	PF0	Input port	Х	0	0 <			
		Output port	Х	1	0			
		TXD0 output (Open drain output)	Х	0	1	None	>	
		TXD0 output (3-state)	Х	1	1	(\bigcirc)	V	
	PF1	Input port	Х	0	0	7.		
		Output port	Х	1		None		
		RXD0 input	Х	0		\mathcal{D}	None	
	PF2	Input port	Х	0 (0	0		
		Output port	Х	1	0	0		
		SCLK0 input, CTS0 input	Х	0	1	0	\bigcirc	
		SCLK0 output	Х		1	0 <	$\langle \rangle$	
		CLK output	X	$\overline{)1}$	0	12		
	PF3	Input port	x ((0	0 ^		0	
		Output port	X	S1	0	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	0	None
		TXD1 output (Open drain output)	\mathbf{x}	0	1 _	None	0	
		TXD1 output (3-state)	X	1	1((0	
		HSSO output (3-state) (Note)	X	1	1	()	1	-
	PF4	Input port	X	0	(0)	\sim	0	
		Output port	X	0	\bigvee_{0})	0	
		RXD1 input	X	0		None		
		HSSI input (Note)		\leftarrow	1		0	
	PF5		X	0))1		1	-
	PF5	Input port	Х	0	0		0	
		Output port	X	1	0		0	-
		SCLK1 input , GTS1 input	X	0	1	None	0	
		SCLK1 output	X	1	1		0	
		HSCLK output (Note)	X	1	1		1	
Port G	PG0 to PG7	Input port	X	2	0			
		ANO to AN7-input	<u> </u>	None	1	None	None	None
		KI0 to KI7 input	×		Х			
Port L	PL0 to PL3	Input port	Х	-	0			
		AN8 to AN11 input	X	None	1	None	None	None
	PL3	ADTRG	Х		0			
Port N	PN0 to PN5	Input port	Х	0	0			
		Output port	Х	1	0			
\sim	PN0	SCK0 input	Х	0	1			
		SCK0 output	Х	1	1			
	PN1	SO0 output	Х	0	1			
$\langle \langle \rangle$		SDA0 input/output	Х	1	1			
	PN2	SI0 inpût	Х	0	1	None	None	None
	\searrow	SCL0 input/output	Х	1	1			None
	PN3	SCK1 input	Х	0	1			
		SCK1 output	Х	1	1			
	PN4	SO1 output	Х	0	1			
		SDA1 input/output	Х	1	1			
	PN5	SI1 input	Х	0	1			
		SCL1 Input/output	Х	1	1			

Table 3.5.4	I/O Registers and Specifications	(3/3)
Table 5.5.4	NO Registers and opecifications	(3,3)

X: Don't care


Note: HSSO, HSSI and HSCLK functions are not built into TMP92CY23.

3.5.1 Port 0 (P00 to P07)

Port 0 is an 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P0CR and function register P0FC.

In addition to functioning as a general-purpose I/O port, port 0 can also function as a data bus (D0 to D7).

Moreover, after reset release, since a device is set as an input port, when using it as a data bus (D0 to D7), it needs to set it as P0CR and P0FC.



				Port C	register				
		7	6	5	4	3	2	1	0
P0	Bit symbol	P07	P06	P05	P04	P03	P02	P01	P00
(0000H)	Read/Write					/W			
	Reset State		Da	ta from externa	al port (Outpu	t latch registe	r is cleared to	o "0")	
				Port 0 Co	ntrol registe	er			
		7	6	5	4	3	2	/Y1	0
P0CR	Bit symbol	P07C	P06C	P05C	P04C	P03C	P02C	P01C	P00C
(0002H)	Read/Write				۱	N 🔍	$(\vee))$		
	Reset State	0	0	0	0	0	0	0	0
	Function				Refer to fol	lowing table			
					•			\frown	
				Port 0 Fun	ction regist	ter	>		>
		7	6	5	4	3	2	4	0
POFC	Bit symbol	/				\rightarrow		D A	P00F
(0003H)	Read/Write						Ą	JAA	W
	Reset State								0
	Function			G					Refer to following table
							(\bigcirc)		
					\geq \downarrow				
				()			ction setting)	T
							FC <p00f></p00f>	0	1
			(C'	\wedge	$\langle \rangle$	P0CR <p0< td=""><td>xC></td><td></td><td></td></p0<>	xC>		
				\mathcal{D})	Input port	Data bus
			$\left(\overline{2} \right)$			>	1	Output port	(D0 to D7)
		$\left(\right)$							
	Note1: A	read-modify-	write operation	n cannot be pe	erformed in Po	OCR and POF	C registers.		
	Note2: <	P0xC> is bit x	of P0CR regi	ister.					
	\sim	2	*						
	4	\bigtriangledown	()	\sim					
		$\overline{)}$	Fig	ure 3.5.2 R	eaister for	Port 0			
<	$\bigcirc \bigcirc \bigcirc$	リー			- 9.0101 101				
			$\sqrt{2}$)					


92CY23-65

3.5.2 Port 1 (P10 to P17)

Port 1 is an 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P1CR and function register P1FC.

In addition to functioning as a general-purpose I/O port, port1 can also function as a data bus (D8 to D15).

Moreover, after reset release, since a device is set as an input port, when using it as a data bus (D8 to D15), it needs to set it as P1CR and P1FC.




				Port 1	register				
		7	6	5	4	3	2	1	0
P1	Bit symbol	P17	P16	P15	P14	P13	P12	P11	P10
(0004H)	Read/Write				R/				
	Reset State		Dat	ta from externa	al port (Output	latch register	r is cleared	to "0")	
				Port 1 Co	ntrol registe	er			
		7	6	5	4	3	2) [×] 1	0
P1CR	Bit symbol	P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C
(0006H)	Read/Write		i		V	v 🔍	(\vee))	
	Reset State	0	0	0	0	0	0	0	0
	Function				Refer to foll	owing table			
	l				•		9]
			1	Port 1 Fun	ction regist	er	>		\rightarrow
		7	6	5	4	3	2	45	0
P1FC	Bit symbol					\rightarrow			P10F
(0007H)	Read/Write					\int_{l}	-4	LG(+	W
	Reset State								0
	Function				$\langle \langle \rangle \rangle$))	Refer to following
				G		(77.5		table
			l.				$\langle \rangle \rangle$	4	
				40	> 1	\square			
						Port 1 fu	nction settir	ig	
				$\left(\left(\begin{array}{c} \end{array} \right) \right)^{-1}$			<p10f></p10f>	0	1
					~	P1CR <p1xc< td=""><td></td><td>0</td><td>1</td></p1xc<>		0	1
				\mathcal{S}		0		Input port	Data bus
			(7/5)			1		Output port	(D8 to D15)
					\mathbb{N}				
				n cannot be pe	erformed in P1	CR and P1F	C registers.		
	Note2: <f< td=""><td>P1xC> is bit x</td><td>of P1CR regi</td><td>ster.</td><td></td><td></td><td></td><td></td><td></td></f<>	P1xC> is bit x	of P1CR regi	ster.					
		2							
	4	\bigtriangledown	Fig	ure 3.5.4 R	eaister for	Port 1			
	\square	$\overline{)}$	4						
4	\bigcirc (\bigcirc))		\searrow					
		\sim	(()))					
\sim		$\langle \rangle$	XV	/					
		<							
	\sim		\sim						

Port 1 register

3.5.3 Port 4 (P40 to P47)

Port4 is 8-bit general-purpose I/O ports. Bits can be individually set as either inputs or outputs by control register P4CR and function register P4FC. In addition to functioning as a general-purpose I/O port, port4 can also function as an address bus (A0 to A7).

Moreover, after reset release, since a device is set as an input port, when using it as an address bus (A0 to A7), it needs to set it as P4CR and P4FC.




					register							
		7	6	5	4	3	2	1	0			
P4	Bit symbol	P47	P46	P45	P44	P43	P42	P41	P40			
(0010H)	Read/Write				R/	W						
	Reset State											
				Port 4 Cor	ntrol registe	er	$\langle \rangle$					
		7	6	5	4	3	_2	J 1	0			
P4	Bit symbol	P47C	P46C	P45C	P44C	P43C	(P42C)	P41C	P40C			
0012H)	Read/Write				V	v						
	Reset State	0	0	0	0	0	0	0	0			
	Function				0: Input	1: Output)					
				Port 4 Fun	ction regist	er	>					
		7	6	5	4	3	2	2	0			
P4FC	Bit symbol	P47F	P46F	P45F	P44F ((P43F	P42F	P41F	P40F			
(0013H)	Read/Write					6 / 1		$\langle \mathcal{I} \rangle$				
()	Reset State	0	0	0	0	0	0		0			
								\sim				
			write operation address bus A Figu	cannot be pe	P4FC after set	CR and P4FC P4CR.)				
	Note1: A r		address bus A	cannot be pe A0 to A7, set F	egister for	CR and P4FC P4CR.						

3.5.4 Port 5 (P40 to P47)

Port5 is 8-bit general-purpose I/O ports. Bits can be individually set as either inputs or outputs by control register P5CR and function register P5FC. In addition to functioning as a general-purpose I/O port, port 5 can also function as an address bus (A8 to A15).

Moreover, after reset release, since a device is set as an input port, when using it as an address bus (A8 to A15), it needs to set it as P5CR and P5FC.




				Port 5	register						
		7	6	5	4	3	2	1	0		
P5	Bit symbol	P57	P56	P55	P54	P53	P52	P51	P50		
(0014H)	Read/Write					/W					
	Reset State		Dat	ta from externa	al port (Outpu	t latch registe	r is cleared to	"0")			
				Port 5 Cor	ntrol registe	er					
		7	6	5	4	3	2) 21	0		
P5	Bit symbol	P57C	P56C	P55C	P54C	P53C	P52C	P51C	P50C		
0016H)	Read/Write	1010	1000	1000		N (1010	1 000		
	Reset State	0	0	0	0	0		0	0		
	Function 0: Input 1: Output										
				Port 5 Fun			\mathcal{Y}	\frown			
		7	6	5	4	3	2	4	> 0		
25FC	Bit symbol	P57F	P56F	P55F	P54F	P53F	P52F	P51F	P50F		
0017H)	Read/Write	10/1	1 001	1 001		(1 001		
,	Reset State	0	0	0	0	\square_0	0	Coll	0		
	Function					s bus (A8 to	A15)				
				5)							
					\leq						
			20								
		Ś)							

3.5.5 Port 6 (P60 to P67)

Port 6 is an 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P6CR and function register P6FC.

In addition to functioning as a general-purpose I/O port, port 6 can also function as an address bus (A16 to A23).

Moreover, after reset release, since a device is set as an input port, when using it as a address bus (A16 to A23), it needs to set it as P6CR and P6FC.



			Port 6	regiotor				
	7	6	5	4	3	2	1	0
Bit symbol	P67	P66	P65	P64	P63	P62	P61	P60
Read/Write				R/				
Reset State		Dat	a from externa	al port (Outpu	t latch register	is cleared to	"0")	
			Port 6 Co	ntrol registe	er	\sim		
	7	6	5	4	3	2	U 1	0
Bit symbol	P67C	P66C	P65C	P64C	P63C	P62C	P61C	P60C
Read/Write								
Reset State	0	0	0	0	0	0	0	0
Function				0: Input ?	1: Output)7		
	7	6				2		0
					$7/A$ \vee	($ \zeta_{n}\rangle$	
	P67F	P66F	P65F			P62F	P61F	P60F
	0	0	0					0
	0	0						0
						/		
					,			
\sim	>							
	Reset State Bit symbol Read/Write Reset State Function Bit symbol Read/Write Reset State Function Reset State Function Note1: A	Reset State 7 Bit symbol P67C Read/Write Reset State 0 Function 7 Bit symbol P67F Read/Write Read/Write Reset State 0 Function P67F Reset State 0 Function Note1: A read-modify-	Reset State Dat 7 6 Bit symbol P67C Read/Write Reset State 0 0 Function 0 7 6 Bit symbol P67F P66F Read/Write Reset State 0 0 P67F P66F Read/Write Reset State 0 0 Function	Reset State Data from external Port 6 Con 7 6 5 Bit symbol P67C P66C P65C Read/Write Reset State 0 0 Function 0 0 0 Function 7 6 5 Bit symbol P67F P66F P65F Read/Write Reset State 0 0 T 6 5 5 Bit symbol P67F P66F P65F Read/Write Reset State 0 0 Function 0: Port 0: P67F Note1: A read-modify-write operation cannot be per Note2: When using as address bus A16 to A23, Set	Data from external port (Output Port 6 Control register 7 6 5 4 Bit symbol P67C P66C P65C P64C Read/Write V V V Reset State 0 0 0 0 Function 0: Input V Port 6 Function regist 7 6 5 4 Bit symbol P67F P66F P65F P64F Read/Write V V V Reset State 0 0 0 0 Function 0: Port 1: Address V V Reset State 0 0 0 0 Function 0: Port 1: Address V V V Note1: A read-modify-write operation cannot be performed in P6 Note2: When using as address bus A16 to A23, set P6FC after 1	Data from external port (Output latch register Port 6 Control register 7 6 5 4 3 Bit symbol P67C P66C P65C P64C P63C Read/Write W W Reset State 0 0 0 0 Function 0: Input 1: Output Port 6 Function register 7 6 5 4 3 Bit symbol P67F P66F P65F P64F P63F Read/Write W W Reset State 0 0 0 0 Read/Write W Reset State 0 0 0 0 0 Reset State 0 0 0 0 0 0 0 Function 0: Port 1: Address bus (A16 to 7) 0 0 0 0 0	Reset State Data from external port (Output latch register is cleared to Port 6 Control register 7 6 5 4 3 2 Bit symbol P67C P66C P65C P64C P63C P62C Read/Write W W W W W W W Reset State 0 0 0 0 0 0 0 0 Fort 6 Function register V Port 6 Function register 7 6 5 4 3 2 Bit symbol P67F P66F P65F P64F P63F P62F Read/Write W W Reset State 0	Reset State Data from external port (Output latch register is cleared to "0") Port 6 Control register 7 6 5 4 3 2 1 Bit symbol P67C P66C P65C P64C P63C P62C P61C Read/Write W W W W W W W W Reset State 0 0 0 0 0 0 0 0 0 Function W Port 6 Function register Port 6 Function register W Read/Write W W P67F P66F P65F P64F P63F P62F P61F Read/Write W W W W W W W W Reset State 0


Port 6 register


3.5.6 Port 7 (P70 to P74, P76, P77)


As for a port7, P70 to P73, and P76 and P77 are general-purpose I/O ports, and P74 is a port only for inputs.

P76 and P77 become an open drain output, when it is set as an output port. Moreover, P70 to P73 are ports with pull-up resistance. Bits can be individually set as either inputs or outputs by control register P7CR and function register P7FC.

In addition to functioning as a general-purpose I/O port, port7 can also function as a CPU's control. P70 to P73 has the function of RD strobe signal output as an object for external memory connection, and the output for SRAM control (SRWR, SRLLB and SRLUB). P74 has the function of an external interrupt input (INTO). P76 and P77 have the function of a low-frequency resonator connection (XT1, XT2). These setups become effective by setting "1" as the applicable bit of P7CR and a P7FC register. The edge of the external interruption INT0 and level selection are set up in HMC2 and HMC3 registers in an interruption controller. P70 to P74 become input mode by the reset action, and P76 and P77 become output mode (high impedance output).







Г		7	6	5	4	3	2	1	0		
ŀ				5							
	Bit symbol	P77	P76 /W	\sim	P74	P73	P72	P71 /W	P70		
· ·	Read/Write Reset State		external port		R Data from		K/	/ • • •			
	Nesel Slale		ch register is		external			external port			
			o "1")		port	(Ou	tput latch reg	jister is set to	o "1")		
Ē	Function		,	`		0(Output	latch register): Pull-up res	sistor OFF		
		-	-		-		t latch registe	\\\ 71			
				Port 7 (Control reg	vister	$ (\mathbb{Z}) $	(5)			
Г		7	6	5	4	3	2	1	0		
	Bit symbol	P77C	P76C	$\overline{}$		P73C	P72C	P71C	P70C		
-	Bit symbol Read/Write		F76C			F730		N (
· ·		1	1			0		0	0		
	Reset State 1 0 0 0 0 Function 0: Input 1: Output 0: Input 1: Output 0: Input 1: Output 0: Input 1: Output										
L	Tunction	0. Input				(7/3)	0. input		\rightarrow		
				Port 7 F	unction re	aister	\diamond		\sum		
Г		7	6	5	4	3	2		0		
-				$\overline{}$		~					
	Bit symbol				P74F	P73F	P72E	P71F	P70F		
	Read/Write					0	W	0	0		
						0			0		
	Reset State								0. Port		
	Function Note 1: V Re de	ad-modify-w pended on th	P70 to P73 i rite is prohibit ne states of th	ed in the inp e input pin.	0: Port 1: INT0 the input m out mode or t	0: Port 1: SRLUB ode, P7 reg the I/O mode	0: Port 1: SRLLB pister control: Setting the	0: Port 1: SRWR s the built-ir built-in pull-u			
	Function Note 1: V Re dej Note 2: A Note 3: O coi .co P7	ad-modify-w pended on th read-modify on using low- nsumption pro connecting to CR <p76c,f< td=""><td>rite is prohibit ne states of th -write operation frequency res power supply. a resonator 277C> = "11",</td><td>ed in the inp e input pin. on cannot be onator to P7</td><td>0: Port 1: INTO the input m out mode or the e performed 76, P77, it is</td><td>0: Port 1: SRLUB ode, P7 reg the I/O mode in P7CR and</td><td>0: Port 1: SRLLB jister control: 2: Setting the</td><td>0: Port 1: SRWR s the built-ir built-in pull-u ters.</td><td>1: RD pull-up up resistor</td></p76c,f<>	rite is prohibit ne states of th -write operation frequency res power supply. a resonator 277C> = "11",	ed in the inp e input pin. on cannot be onator to P7	0: Port 1: INTO the input m out mode or the e performed 76, P77, it is	0: Port 1: SRLUB ode, P7 reg the I/O mode in P7CR and	0: Port 1: SRLLB jister control: 2: Setting the	0: Port 1: SRWR s the built-ir built-in pull-u ters.	1: RD pull-up up resistor		
	Function Note 1: V Re dej Note 2: A Note 3: O col ·cc P7 ·cc	ad-modify-w pended on th read-modify in using low- nsumption pe pannecting to CR <p76c,f pannecting an</p76c,f 	rite is prohibit ne states of th -write operation frequency res power supply. a resonator 277C> = "11",	ed in the inp e input pin. on cannot be onator to P7 P7 <p76,p< td=""><td>0: Port 1: INTO the input m put mode or the performed 76, P77, it is 77> = "00"</td><td>0: Port 1: SRLUB ode, P7 reg the I/O mode in P7CR and</td><td>0: Port 1: SRLLB jister control: 2: Setting the</td><td>0: Port 1: SRWR s the built-ir built-in pull-u ters.</td><td>1: RD pull-up up resistor</td></p76,p<>	0: Port 1: INTO the input m put mode or the performed 76, P77, it is 77> = "00"	0: Port 1: SRLUB ode, P7 reg the I/O mode in P7CR and	0: Port 1: SRLLB jister control: 2: Setting the	0: Port 1: SRWR s the built-ir built-in pull-u ters.	1: RD pull-up up resistor		
	Function Note 1: V Re dej Note 2: A Note 3: O col ·cc P7 ·cc	ad-modify-w pended on th read-modify in using low- nsumption pe pannecting to CR <p76c,f pannecting an</p76c,f 	rite is prohibit ne states of th -write operation frequency res power supply. a resonator 777C> = "11", oscillator 277C> = "11",	ed in the inp e input pin. on cannot be onator to P7 P7 <p76,p P7 <p76,p< td=""><td>0: Port 1: INTO the input m put mode or the performed 76, P77, it is 77> = "00" 77> = "10"</td><td>0: Port 1: SRLUB ode, P7 reg the I/O mode in P7CR and</td><td>0: Port 1: SRLLB sister control: Setting the 1 P7FC regist o set the follo</td><td>0: Port 1: SRWR s the built-ir built-in pull-u ters.</td><td>1: RD pull-up up resistor</td></p76,p<></p76,p 	0: Port 1: INTO the input m put mode or the performed 76, P77, it is 77> = "00" 77> = "10"	0: Port 1: SRLUB ode, P7 reg the I/O mode in P7CR and	0: Port 1: SRLLB sister control: Setting the 1 P7FC regist o set the follo	0: Port 1: SRWR s the built-ir built-in pull-u ters.	1: RD pull-up up resistor		

3.5.7 Port 8 (P80 to P83)


Ports 80 to 82 are 3-bit output ports, and Port 83 is 1-bit I/O port.

In addition to an output and an I/O port function, as for P80 and P81, a standard chip select signal output ($\overline{CS0}$, $\overline{CS1}$) and a 8-bit timer output (TA1OUT, TA3OUT), and P82 have a standard chip select signal output ($\overline{CS2}$), and P83 has the function of a standard chip select signal output ($\overline{CS3}$), a 8-bit timer output (TA5OUT), and a wait input (\overline{WAIT}).

These functions operate by setting the bit concerned of P8CR, P8FC, and P8FC2 register as "1". All bits of P8FC and P8FC2 are cleared to "0" by the reset action, and P80 to P83 becomes an output port. Moreover, the output latch of P82 is cleared to "0" and the output latch of P80 to P81 and P83 is set to "1".


(1) P80 ($\overline{CS0}$, TA1OUT), P81 ($\overline{CS1}$, TA3OUT)

In addition to an output port function, ports P80 and P81 function as a standard chip select signal output ($\overline{CS0}$, $\overline{CS1}$) and a 8-bit timer output (TA1OUT, TA3OUT).




(2) P82 ($\overline{\text{CS2}}$)

In addition to an output port function, a port P82 functions as a standard chip select signal output ($\overline{\text{CS2}}$).



(3) $P83(\overline{CS3}, \overline{WAIT}, TA5OUT)$

In addition to an I/O port function, a port P83 functions as a standard chip select signal output ($\overline{\text{CS3}}$) and an 8-bit timer output (TA5OUT), and a wait input ($\overline{\text{WAIT}}$).



	_			Port 8 R	egister				
		7	6	5	4	3	2	1	0
P8	Bit symbol	/	/			P83	P82	P81	P80
(0020H)	Read/Write						F	R/W	
	Reset State					Data from external port	0	1	1
						(Note1)			
			F	Port 8 Contr	ol Register)2	
		7	6	5	4	3	2	1	0
P8CR	Bit symbol					P83C	$\forall A$	\sim	
(0022H)	Read/Write		\sim	\sim	\sim	W			\sim
()	Reset State		\sim		\sim	$(\bigcirc$			
					$\overline{}$	0: Input))		
						1: Output		\bigcirc	
				· · · · · · · · · · · · · · · · · · ·	Z	$\langle 0 \rangle$		212	7
			Р	ort 8 Functi	on Registe	r	6	$\langle \rangle \rangle$	
		7	6	5	4)3	♦ 2 (DA	0
P8FC	Bit symbol	/			\sum	P83F	P82F	9 P81F	P80F
(0023H)	Read/Write				\times		0		
	Reset State			~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	\frown	0	(0)	0	0
	Function			$\langle \rangle$		0: Port	0: Port	0: Port	0: Port
					\searrow	1: WAIT,	1: CS2	1: CS1	1: CS0
						CS3			
			Po	rt 8 Functio	n Register	2			
		7	6	5	4	3	2	1	0
P8FC2	Bit symbol		A	$\sum_{i=1}^{n}$		P83F2		P81F2	P80F2
(0021H)	Read/Write		+		$\overline{\mathcal{A}}$	W			Ŵ
	Reset State				AL.	0	/	0	0
	Function	($(7/ \wedge$		$\langle \rangle$	0: <p83f></p83f>		0: <p81f></p81f>	0: <p80f></p80f>
			$\langle O \rangle$	6	\rightarrow	1: TA5OUT		1: TA3OUT	1: TA1OUT
	<	$\langle \rangle \rangle$			(\mathcal{S})		→ WAIT, CS	,TA5OUT se	tting
			[<p83c></p83c>	0	
		\sim				<p83< td=""><td>3F:P83F2></td><td>0</td><td>1</td></p83<>	3F:P83F2>	0	1
	~ 7					0	0	Input port	Output port
		\sum	\wedge	\sim		0	1	Reserved	TA5OUT
		\sim	$\mathcal{A}($			1	0	WAIT	CS3
\sim)				1	1	Reserved	Reserved
	$\langle \langle \bigcirc \rangle$			\checkmark					
	Note 1: Out	put latch regi	ster is set to "	1".					
				cannot be perf	ormed in P80	R. P8FC and	P8FC2 regis	sters	
				out, while settir					ecessarv
		-		SxCSL <bxww< td=""><td>-</td><td></td><td></td><td>.,</td><td></td></bxww<>	-			.,	
		-	-						
	Note 4: Whe	en setting a st	tandard chin s	elect signal (c	$\overline{S0}$ to $\overline{CS3}$) a	s an output. P	BCR is set ur	after setting i	ID P8FC.
	Note 4: Whe	en setting a st	tandard chip s	elect signal (c	$\overline{S0}$ to $\overline{CS3}$) a	s an output, Pa	BCR is set up	o after setting u	ıp P8FC.

Figure 3.5.18 Register for Port 8


3.5.8 Port C (PC0 to PC3)

Port C is a 4-bit input port.

In addition to the input port function, Port C has the input function (TA0IN) of a 8-bit timer, and an external interrupt input function (INT1 to INT3). These functions operate by setting the bit concerned of PCFC register as "1". Edge selection of external interrupt is set up in IIMC2 and IIMC3 register in an interrupt controller. All bits of PCFC are cleared to "0" by the reset action, and all bits serve as an input port.


(1) PC0 (TA0IN)

In addition to an I/O port function, a port PCO has a function as a TA0IN input of the timer channel 0.



(2) PC1 (INT1), PC2 (INT2), PC3 (INT3)

In addition to an Input port function, port PC1 to PC3 has a function as an external interrupt input (INT1 to INT3).



				Port C	register				
		7	6	5	4	3	2	1	0
PC	Bit symbol	//				PC3	PC2	PC1	PC0
(0030H)	Read/Write							R	
	Reset State						Data from	external port	
			P	ort C Func	tion Regis	ter			
		7	6	5	4	3	2	1	0
PCFC	Bit symbol					PC3F	PC2F	PC1F	PC0F
(0033H)	Read/Write						(\bigcirc)	W	
	Reset State					0	0	0	0
	Function					0: Port	0: Port	0: Port	0: Port
						1: INT3	1: /NT2	1: INT1	1: TA0IN
			γ	\searrow					


3.5.9 Port D (PD0 to PD4)

Port D is 4-bit I/O port (PD0, PD2 to PD4) and 1-bit input port (PD1).

There are I/O of the serial channel 2, I/O of a 16-bit timer (TMRB0, TMRB1), and an external interrupt input (INT4 to INT7) function in addition to an I/O port function. These functions operate by setting the bit concerned of PDCR, PDFC and PDFC2 register as "1". Edge selection of external interrupt is set up in IIMC2 and IIMC3 register in an interrupt controller. All bits of PDCR, PDFC and PDFC2 are cleared to "0" by the reset action, and all bits serve as an input port.


(1) PD0 (INT4, TB0OUT0)

In addition to an I/O port function, a port PDO has a function as a 16-bit timer output (TB0OUT0) and an external interrupt input (INT4).



(2) PD1 (INT5,TB1IN0)


In addition to the input port function, the port PD1 has a function as a 16-bit timer input (TB1IN0) and an external interrupt input (INT5). In a port setup, when choosing a 16-bit timer input and performing capture control, INT5 disregards a setup of IIMC2 and IIMC3 registers, and operates according to a setup of TB1MOD <TB1CPM1:0>.



(3) PD2 (INT6, TB1IN1, TXD2)


In addition to the I/O port, PD2 has a function as a 16-bit timer input (TB1IN1), an external interrupt input (INT6), and a TXD output (TXD2) of the serial channel 2. When using this port as TXD output (TXD2), it can be set as open drain.

In a port setup, when choosing a 16-bit timer input and performing capture control, INT6 disregards a setup of IIMC2 and IIMC3 registers, and operates according to a setup of TB1MOD <TB1CPM1:0>.




(4) PD3 (INT7, TB1OUT0, RXD2)

In addition to the I/O port function, the portD3 has a function as a 16-bit timer output (TB1OUT0), an external interrupt input (INT7), and a RXD input (RXD2) of the serial channel 2.



(5) PD4 (TB1OUT1, SCLK2, $\overline{\text{CTS2}}$)

In addition to the I/O port function, PD4 has a function as a 16-bit timer output (TB10UT1), SCLK I/O (SCLK2) of the serial channel 2, or a CTS input ($\overline{\text{CTS2}}$).



				Port D	Register				
		7	6	5	4	3	2	1	0
PD	Bit symbol				PD4	PD3	PD2	PD1	PD0
(0034H)	Read/Write					R/W		R	R/W
	Reset State				Data fror	m external p	ort (Note1)	Data from external port	Data from external port (Note1)
				Port D Con	trol Registe	٥r	($\langle \rangle$	
		7	6	5	4	3	2	P 1	0
			\sim			~		-	
PDCR	Bit symbol				PD4C	PD3C	PD2C		PD0C
(0036H)	Read/Write	\sim			0	W			0
	Reset State Function	$\overline{}$			0	0((0 0: Input
	0: Input 1: Ou								1: Output
						<u> </u>		11	
				Port D Func	tion Regist	er		\leq	*
		7	6	5	4 🗸	<u> </u>	<2 (D/D	0
PDFC	Bit symbol				PD4F	PD3F	PD2F	PD1F	PD0F
(0037H)	Read/Write				201	\geq	W	\mathcal{S}	
	Reset State				$\langle 0 \rangle$	0	(\bigcirc)	0	0
	Function					Re	fer to following	table	
				Port D Funct	ion Registe	er 2			
		7	6	5	4 (3	2	1	0
PDFC2	Bit symbol				PD4F2	PD3F2	PD2F2	PD1F2	
(0035H)	Read/Write			\mathcal{N}			W		
	Reset State	\sim	\searrow	$\overline{2}$	0 🔨	0	0	0	
	Function		\mathcal{A}			Refer to fo	ollowing table		
PD4 to PI	D0 function se	etting		\bigcirc		$\langle \rangle$			
<pdxf2< td=""><td>, PDxF, PDxC></td><td>PD</td><td>4(//)</td><td>PD3</td><td>PD</td><td>02</td><td>PD1 (Note 3)</td><td>PD0 (1</td><td>Note 4)</td></pdxf2<>	, PDxF, PDxC>	PD	4(//)	PD3	PD	02	PD1 (Note 3)	PD0 (1	Note 4)
0	, 0 , 0	Input	port	Input port (Input	port	Input port	Inpu	t port
0	,0,1	Output	t port	Output port	Outpu	t port		Outpu	ut port
	, 1 , 0	Rese	rved	RXD2	TB1	IN1	TB1IN0	IN	Τ4
0	, 1 , 1	TB1Q	VT1	TB1OUT0	TXD2(3	B-state)		ТВОС	OUT0
1	, 0 , 0	SCLK2,		INT7	IN	Г6	INT5		
1	, 0 , 1	SCLK2		Reserved	Rese	rved		\Box \land	
	, 1 , 0	Rese	rved	Reserved	Rese	rved	Reserved		
ý.	\mathcal{A}, \mathcal{V}	Rese	rved	Reserved	TXD2	(O.D)			\searrow
	Note 1: Out	put latch rec	jister is cle	ared to "0".	x of PDFC2,F	PDFC and P	DCR registers.		

Note 2: There is no output latch register in PD1.

Note 3: A read-modify-write operation cannot be performed in PDCR, PDFC and PDFC2 registers.

Note 4: TB1IN0 and TB1IN1 input is inputted into the 16-bit timer TMRB1 irrespective of a functional setup of a port. Note 5: RXD2, SCLK2 input, and $\overline{CTS2}$ input are inputted into the serial channel 2 irrespective of a functional setup of a port.

Note 6: PD2 does not have a register for 3-state/open drain setup. Moreover, there is no open drain function at the time of an output port.

Figure 3.5.27 Register for Port D

3.5.10 Port F (PF0 to PF5)

Port F is a 6-bit general-purpose I/O ports.

All bits of PFCR, PFFC and PFFC2 are cleared to "0" by the reset action, and all bits serve as an input port.


In addition to an I/O port, there are I/O of the serial channels 0 and 1, high speed serial channel^(Note) and an internal clock output function. These functions operate by setting the bit concerned of PFCR, PFFC, PFFC2, HSCSEL register as "1". All bits of PFCR, PFFC, PFFC2 and HSCSEL are cleared to "0" by the reset action, and all bits serve as an input port.

Note: The high speed serial channel function is not built into TMP92CY23.

(1) Port F0 (TXD0)


In addition to an I/O port function, PF0 have a function as an output (TXD0) of the serial channels 0.

Moreover, when using it as a TXD output terminal, the output buffer has the open drain function in which a program is possible. An open drain function can be set up by the PFFC <PF0F>, PFCR <PF0C> register.




(2) PF1(RXD0)

In addition to the I/O port, PF1 have a function as an input (RXD0) of the serial channels 0.



(3) PF2 ($\overline{CTS0}$, SCLK0, CLK)

In addition to the I/O port, PF2 has a function as the CTS input $(\overline{\text{CTS0}})$, SCLK I/O (SCLK0), and the internal clock output (CLK) of the serial channel 0.




(4) Port F3 (TXD1, HSSO)

In addition to an I/O port function, PF3 have a function as an output (TXD1) of the serial channels 1 and output (HSSO) of the high speed serial channels ^(Note).

Moreover, when using it as a TXD output terminal, the output buffer has the open drain function in which a program is possible. An open drain function can be set up by the PFFC <PF3F>, PFCR <PF3C> register.


Note: HSSO output function is not built into TMP92CY23.



(5) PF4(RXD1, HSSI)


In addition to the I/O port, PF4 have a function as an input (RXD1) of the serial channels 0 and input (HSSI) of high speed serial channels^(Note).

Note: HSSI input function is not built into TMP92CY23.



(6) PF5 ($\overline{CTS1}$, SCLK1, HSCLK)

In addition to the I/O port function, PF5 has a function as the input ($\overline{\text{CTS1}}$) or I/O (SCLK1) of the serial channel 1 and output (HSCLK) of high speed serial channels^(Note). Note: HSCLK output function is not built into TMP92CY23.



				FUILF	•				
		7	6	5	4	3	2	1	0
F	Bit symbol		/	PF5	PF4	PF3	PF2	PF1	PF0
03CH)	Read/Write	\sim			1	F	R/W	1	
	Reset State			Da	ta from exterr	nal port (Outp	ut latch registe	er is cleared t	o "0")
			-	Port F Cor	trol Regist	er	G		
		7	6	5	4	3	2	J) 1	0
CR	Bit symbol			PF5C	PF4C	PF3C	PF2C	PF1C	PF0C
03EH)	Read/Write						w		
	Reset State			0	0	0	0	0	0
	Function					0: Input	1: Output		
							\bigcirc	\frown	
				Port F Fund	cton Regist	ter	>		
		7	6	5	4	3	2	21	0
FC	Bit symbol			PF5F	PF4F((PF3F	PF2F (PF1E	PF0F
3FH)	Read/Write					\bigcirc	w V _ V	$\exists U \cap$	_
	Reset State			0	(0)	0	0	0	0
	Function			0: Port	0: Port	0: Port	0: Port	0: Port	0: Port
				1: SCLK1 <	1: RXD1	1: TXD1	1: SCLK0	1: RXD0	1: TXD0
				CTS1		(CTSO		
			F	Port F Func	ton Registe	er 2	/		1
		7	6	5	4	3	2	1	0
FC2	Bit symbol			\sum		\int	PF2F2		/
3DH)	Read/Write					\searrow	w		
	Reset State						0		
	Function		(C)	\Diamond			0: <pf2f></pf2f>		
))		Δ	1: CLK		
			SI	O1/HSC C	ontrol Reg	ister	-		_
		$\overline{\mathcal{I}}$	6	5		3	2	1	0
CSEL	Bit symbol	/(-)!	/	\leq	\langle / \rangle	-	-	-	SIOCN
F4H)	Read/Write				R				R/W
	Reset State	0	0 <		0	0	0	0	0
	Function								0: SIO1
		/				1	1		1: HSC

Port F Register

<pfxf2, pfxc="" pfxf,=""></pfxf2,>	PF2	PF1	PF0	
0,0,0	Input port	Input port	Input port	
0,0,1	Output port	Output port	Output port	
0 , 1 , 0	SCLK0, CTS0 input	RXD0 input	TXD0 (O.D output)	
0 , 1 , 1	SCLK0 output	Reserved	TXD0 (3-state)	
1 , 0 , 0	Reserved			
1 , 0 , 1	CLK output			
1 , 1 , 0	Reserved			
1 , 1 , 1	Reserved			
<siocnt, pfxc="" pfxf,=""></siocnt,>	PF5	PF4	PF3	
0,0,0	Input port	Input port	Input port	
0,0,1	Output port	Output port	Output port	
0 , 1 , 0	SCLK1, CTS1 input	RXD1 input	TXD1 (O.D output)	
0 , 1 , 1	SCLK1 output	Reserved	TXD1 (3-state)	
1 , 0 , 0	Reserved	Reserved	Reserved	
1,0,1	Reserved	Reserved	Reserved	
1 , 1 , 0	Reserved	HSSI input (Note)	Reserved	
1 , 1 , 1	HSCLK output (Note)	Reserved	HSSO (3-state) (Note)	

PF5 to PF0 function setting

Note : <PFxF2>,<PFxF> and <PFxC> are the bits x of PFFC2,PFFC and PFCR registers.

Note 1: A read-modify-write operation cannot be performed in PDCR, PDFC and PDFC2 registers.

Note 2: PF0 and PF3 does not have a register for 3-state/open drain setup. Moreover, there is no open drain function at the time of an output port.

Note3: HSSO, HSSI and HSCLK functions are not built into TMP92CY23.


Figure 3.5.34 Register for Port F

3.5.11 Port G (PG0 to PG7)

Port G is 8-bit general-purpose input ports. In addition to an input port function, there are an analog input for AD converters (AN0 to AN7) and a key input (KI0 to KI7) function for a Key on wake up. These functions operate by setting the bit concerned of PGFC, KIEN register as "1". Moreover, edge selection of a key input is set up by the KICR register.

By the reset action, all bits of PGFC are set to "1", and all bits of KIEN are cleared to "0", and it becomes all bit analog input ports (port input disable).


A key input is enabled by the KIEN register, and when the edge chosen in the KICR register is detected, the Key on wake up input KWI occurs. Although a Key on wake up input can release all HALT mode states, there is no function as interrupt.



				Port G	Register								
	/	7	6	5	4	3	2	1	0				
PG	Bit symbol	PG7	PG6	PG5	PG4	PG3	PG2	PG1	PG0				
(0040H)	Read/Write			1	F	2							
	Reset State			Da	ata from exter	nal port (Note	1)						
			F	Port G Fund	ction Regist	ter							
		7	6	5	4	3	2	1	0				
PGFC	Bit symbol	PG7F	PG6F	PG5F	PG4F	PG3F	PG2F	PG1F	PG0F				
(0043H)	Read/Write				V	V	$(\overline{\Omega})$						
	Reset State 1 <th1< th=""> 1 <th1< th=""> <th1< th=""> <th1< th=""> <th1< t<="" td=""></th1<></th1<></th1<></th1<></th1<>												
	Function			0: An	alog input 1: I	Input port/Key	input						
			к	ev input Fr	nable Regis	ster	5						
		7	6	5	4	3	2		0				
KIEN	Bit symbol	KI7EN	KI6EN	KI5EN	KI4EN	KI3EN	– KI2EN	KHEN	× 0 KI0EN				
(13A0H)	Read/Write		NIOLIN	NIJEN	10		NIZEN		NULIN				
(10/1011)	Reset State	0	0	0	0	$\overline{\bigcirc}_{0}$		1/0	0				
	Function	KI7 input	KI6 input	KI5 input	KI4 input	KI3 input	KI2 input	KI1 input	KI0 input				
		0: Disable	0: Disable	0: Disable	0: Disable	0: Disable	0: Disable	0: Disable	0: Disable				
		1: Enable	1: Enable	1: Enable	1: Enable	1: Enable	1: Enable	1: Enable	1: Enable				
			К	ey input Co	ontrol Regis	ster	75						
		7	6	5	4 /	3	2	1	0				
KICR	Bit symbol	KI7EDGE	KI6EDGE	KI5EDGE	KI4EDGE	KI3EDGE	KI2EDGE	KI1EDGE	KI0EDGE				
(13A1H)	Read/Write		(V	N		•					
	Reset State	0	0	0	0	0	0	0	0				
	Function	KI7 edge	KI6 edge	KI5 edge	KI4 edge	KI3 edge	KI2 edge	KI1 edge	KI0 edge				
		0: Rising	0: Rising	0: Rising	0: Rising	0: Rising	0: Rising	0: Rising	0: Rising				
		1: Falling	1: Falling	1: Falling	1: Falling	1. Falling	1: Falling	1: Falling	1: Falling				
PG7 to P	G0 function	setting		(>							
<kixen< td=""><td><pgxf></pgxf></td><td>0</td><td></td><td>1</td><td>\square</td><td></td><td></td><td></td><td></td></kixen<>	<pgxf></pgxf>	0		1	\square								
	0	Input port	Anal	og input									
	1	Key input	Re	served									
	Note 1: It Note 2: A	operates as a read-modify-v	in analog inpu write operation nel selection c	it port (Input p n cannot be pe of the AD cont	C and KIEN re ort disable). erformed in PC perter is set by egister for l	GFC,KIEN and AD mode cor	-						

3.5.12 Port L (PL0 to PL3)

Port L is a 4-bit input port. In addition to an input port function, Port L has the analog input function of an AD converter. Moreover, PL3 has the $\overline{\text{ADTRG}}$ function of an AD converter. When you use PL3 as an $\overline{\text{ADTRG}}$, set PLFC <PL3F> as "0". All bits of a PLFC register are set to "1" by the reset action, and Port L become analog input port (port input disable).



	Port L Register										
		7	6	5	4	3	2	1	0		
PL	Bit symbol		/	/		PL3	PL2	PL1	PL0		
(0054H)	Read/Write	/		/		R					
Reset State Data from external port (Note?											

_		
Port L	Function	Register

			10		JIII Kogiotoi				
		7	6	5	4	3	(2)	1	0
PLFC	Bit symbol			/		PL3F	PL2F	PL1F	PL0F
(0057H)	Read/Write		/	/		. ($\sqrt{2}$		
	Reset State			/		\int	(1)	1	1
	Function					0: A	nalog input 1:li	nput port (No	te3)

Note 1: It operates as an analog input port (Input port disable).

Note 2: A read-modify-write operation cannot be performed in PLFC register.

Note 3: The input channel selectino of the AD converter is set by AD mode control register ADMOD1<ADCH3:0>. Moreover, a set up of AD trigger (ADTRG) input permission is set by ADMOD2<ADTRGE>.

Figure 3.5.38 Register for Port L

3.5.13 Port N (PN0 to PN5)

Port N is 6-bit general-purpose I/O ports. Moreover, PN1, PN2, PN4, and PN5 serve as an open drain output, when it is set as an output.

There are the following functions in addition to an I/O port.


 \cdot The I/O function of the serial bus interface 0 (SCK0, SO0/SDA0, SI0/SCL0)

 \cdot The I/O function of the serial bus interface 1 (SCK1, SO1/SDA1, SI1/SCL1)

These functions operate by setting the bit concerned of PNCR, PNFC register as "1". All bits of PNCR and PNFC are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, all bits of an output latch are set to "1".


(1) PN0 (SCK0), PN3 (SCK1)

PN0 and PN3 are general-purpose I/O ports. It is also used as a SCK (clock I/O signal in SIO mode).




(2) PN1 (SDA0/SO0), PN4 (SDA1/SO1)

PN1 and PN4 are general-purpose I/O ports. It is also used as a SO (data output signal in SIO mode), and SDA (data signal in I²CBUS mode). Moreover, these ports serve as an open drain output.



(3) PN2 (SCL0/SI0), PN5 (SCL1/SI1)

PN2 and PN5 are general-purpose I/O ports. It is also used as a SI (data input signal in SIO mode), and SCL (clock signal in I²CBUS mode). Moreover, these ports serve as an open drain output.



		7	6	5	4	3	2	1	0
PN	Bit symbol			PN5	PN4	PN3	PN2	PN1	PN0
(005CH)	Read/Write	d/Write R/W							
	Reset Stat	te		Data from external port (Output latch register is set to "1")					
	Port N Control Register								
		7	6	5	4	3	2)) [×] 1	0
PNCR	Bit symbo	-		PN5C	PN4C	PN3C	PN2C	PN1C	PN0C
(005EH)	Read/Write W								
	Reset Sta	ite		0	0	0	0	0	0
	Function			0: Input 1: Output					
Port N Function Register									
		7	6	5	4	3	2		0
PNFC	Bit symbo	-		PN5F	PN4F	PN3F	PN2F	PN1F	PN0F
(005FH)	Read/Write		W V						
	Reset Sta	ite		0	0	0	0	90	0
	Function			0: Port	0: Port		0: Port	0: Port	0: Port
			1: SI1, SCL1 1: SO1, SDA1 1: SCK1 1: SI0, SCL0 1: SO0, SDA0 1: SCK0						
PN5 to P	N0 functio	on setting					75		
<pnxf, pnxc=""></pnxf,>		PN5	PN4	(P	N3	PN2	PN PN	1	PN0
0,	0,0	Input port	Input port		ut port	Input port	Input p	port	Input port
0,	0,1	Output port	Output po	ort Outp	out port	Output port	Output	port	Output port

Port N Register

Note : <PNxF> and <PNxC> are the bits x of PNFC and PNCR registers.

SO1 output

SDA1

input/output

SI1 input

SCL1

input/output

0,

1,0

0 , 1 , 1

Note 1: A read-modify-write operation cannot be performed in PNFC and PNCR registers.

Figure 3.5.42 Register for Port N

SCK1 input

SCK1 output

SI0 input

SCL0

input/output

SO0 output

SDA0

input/output

SCK0 input

SCK0 output

3.6 Memory Controller

3.6.1 Functional Overview

The TMP92CY23/CD23A has a memory controller with a following features to control four programmable address spaces:

(1) Four programmable address spaces

The MEMC can specify a start address and a block size for each of he four memory spaces.

- SRAM or ROM: All CS spaces (CS0 to CS3) can be assigned.
- Page-ROM: Only the CS2 space can be assigned.
- (2) Memory specification

The MEMC can specify the type of memory, SRAM or ROM, to associate with the selected address spaces.

(3) Data bus size specification

The data bus width is selectable from 8 and 16 bits for the respective chip select spaces.

(4) Wait control

The number of wait states to be inserted into an external bus cycle is determined by the wait state bits of the control register and the \overline{WAIT} input pin. The number of wait states of a read cycle and that of a write cycle can be specified individually. The number of wait states can be selected from the following 6 options.

0 wait state, 1 wait state, 2 wait states, 3 wait states, 4 wait states N wait states (controlled by the WAIT pin)

3.6.2 Control Registers and Memory Access Operations After Reset

This section describes the registers to control the memory controller, their reset states and the necessary settings after reset.

(1) Control Registers

The control registers of the memory controller are listed below.

- Control registers: BnCSH/BnCSL (n = 0 to 3, EX) Configures the basic settings of the memory controller, such as the memory type, specification and the number of wait states to be inserted into a read or write cycle.
- Memory Start Address register: MSARn (n = 0 to 3) Specifies a start address for a selected address space.
- Memory Address Mask register: MAMR (n = 0 to 3)
 Specifies a block size for a selected address space.
- Page ROM Control register: PMEMCR Selects a method of accessing Page-ROM

(2) Memory Access Operations After Reset

Upon reset, only the control registers (B2CSH and B2CSL) for the CS2 space automatically becomes effective.

Then, the bus width specification bits of the control register for the CS2 space becomes undefined, this bit must be set before accessing the external CS2 spaces.

At the same time, the address range ebtween 000000H and FFFFFH is defined as the CS2 space (The B2CSH<B2M> is cleared to "0").

Then, the address spaces are configured by MSARn and MAMRn. The BnCSH and BnCSL registers are also set up.

The BnCSH<BnE> must be set to "1" to enable these settings.

3.6.3 Basic Functions and Register Settings

This section describes some of the memory controller functions, such as setting the address range for each address space, associating memory to the selected and setting the number of wait states to be inserted.

(1) Programming chip select spaces

The address space is specified by two registers.

The Memory Start Address Register (MSARn) specify the start address for the CS spaces. The memory controller compares the register value and the address every bus cycle. The address bit which is masked by the MAMRn is not compared by the memory controller. The CS spaces size is determined by setting the Memory Address Mask Register. The set value in the register is compared with the CS spaces on the bus. If the result is a match, the memory controller sets the chip select signal (\overline{CSn}) to "low".

(i) Memory Start Address Registers

The MSAR0 to MSAR3 specify the start addresses for the CS0 to CS3 spaces. The <MS23:MS16> bits specify the upper 8 bits (A23 to A16) of the start address. The lower 16 bits of the start address (A15 to A0) are assumed to be 0000H. Accordingly, the start address can only be a multiple of 64 Kbytes, ranging from 000000H to FF0000H.

(ii) Memory Address Mask Registers

The Memory Address Mask Register determines whether an address bit is compared or not. In register setting, "0" is "compare", and "1" is "do not compare".

The address bits that can be set depends on the CS spaces.

CS0: A20 to A8

CS1: A21 to A8

CS2 to CS3: A22 to A15

The upper bits are always compared. The CS space size is determined by the result of the comparison.

Size (bytes) CS Area	256	512	32 K	64 K	128 K	256 K	512 K	1 M	2 M	4 M	8 M
CS0	\mathcal{I}_{\circ}	0	0	0	0	0	0	0	0		
CS1	0	0 <	7	0	0	0	0	0	0	0	
CS2 to CS3			8	0	0	0	0	0	0	0	0

The size to be set depending on the CS space is as follows.

Note: After reset, only the control register for the CS2 space is effective. The control register for the CS2 space has the B2M bit. If the B2M bit is cleared to "0", the address range between 000000H and FFFFFFH is defined as the CS2 space. (The B2M bit is cleared to "0" after reset.) By setting the B2CSH<B2M> bit to "1", the start address and the block size can be arbitrarily specified, as in the other spaces. (iii) Example of register setting

To set the CS1 space 512 bytes from address 110000H, set the register as follows.

	7	6	5	4	3	2	1	0
Bit symbol	M1S23	M1S22	M1S21	M1S20	M1S19	M1S18	M1S17	M1S16
Specified value	0	0	0	1	0	0	0	1
						(() >	

MSAR1 Register

M1S23 to M1S16 bits of the MSAR1 correspond to address A23 to A16.

A15 to A0 are cleared to "0". Therefore, if MSAR1 is set to the above mentioned value, the start address of the CS space is set to address 110000H.

			MAN	IR1 Regist	ter		
	7	6	5	4	3	2	1 0
Bit symbol	M1V21	M1V20	M1V19	M1V18	M1V17	M1V16	M1V15 to M1V9
Specified value	0	0	0	0		о 🔷	
						4	

M1V21 to M1V16 and M1V8 bits of the MAMR1 are set whether addresses A21 to A16 and A8 are compared or not. In register setting, "0" is "compare", and "1" is "do not to compare". M1V15 to M1V9 bits determine whether addresses A15 to A9 are compared or not with bit 1. A23 and A22 are always compared.

When set as above, A23 to A9 are compared with the values that is set as the start addresses. Therefore, the 512 bytes (addresses 110000H to 1101FFH) are set as CS1 spaces. If it is compared with the addresses on the bus, the chip select signal $\overline{\text{CS1}}$ is set to "LOW".

A23 to A21 are always compared with CS0 spaces. Whether A20 to A8 are compared or not is determined by the register.

Similarly, A23 is always compared with CS2 space to CS3 space. Whether A22 to A15 are compared or not is determined by the register.

Note: When the specified address space overlaps with the on-chip memory area, priority oreder of address spaces are as follows.

On-chip I/O \geq On-chip memory > CS0 space > CS1 space > CS2 space > CS3 space

The BEXCSL and BEXCSH registers specify the data bus width and number of wait states when an address outside the $\overline{CS0}$ to $\overline{CS3}$ spaces (\overline{CSEX} space) is accessed. These registers are always enabled for the \overline{CSEX} space.

(2) Memory specification

Setting the <BnOM1:BnOM0> bits specifies the memory type that is associated with each address spaces. The interface signal that corresponds to the specified memory type is generated. The memory type is specified as follows:

i.			
	BnOM1	BnOM0	Memory type
	0	0	SRAM/ROM (Default)
	0	1	Reserved
	1	0	Reserved
	1	1	Reserved

-BOOM1: BOOMOS	Rit (RnCSH register)
	Bit (BnCSH register)

(3) Data bus width specification

The data bus width can be specified for each address space by the BnCSH<BnBUS1:BnBUS0> bits as follows.

_	<b< th=""><th>nBUS1: BnBL</th><th>JS0> Bit (BnCSH register)</th><th>\sim</th></b<>	nBUS1: BnBL	JS0> Bit (BnCSH register)	\sim
	BnBUS1	BnBUS0	BusWidth	2
ĺ	0	0	8-bit bus mode (Note 2)	
	0	1	16-bit bus mode	
	1	0	Reserved	
	1	1	Reserved	

As described above, the TMP92CY23/CD23A supports dinamic bus sizing, which allows the controller to transfer operands to or from the selected address spaces while automatically determining the data bus width. On which part of the data bus the data is actually placed is determined by the data size, bus width and start address. The table below provides a detailed description of the actual bus operation.

Note1:If two memories with different bus widths are assigned to consecutive addresses, do not execute an instruction that accesses the addresses crossing the boundary between those memories. Otherwise, a read/write operation might not be performed correctly

Note2: Upon reset, the bus width specification bits of the control register for the CS2 space (B2CSH <B2BUS1:0>) becomes undefined, this bit must be set before accessing the external CS2 spaces.

Operand Data	Operand	Memory Data	CPU		CPU	Data	
Size (Bit)	Start	Size	Address				
OIZC (Dit)	Address	(Bit)	Address	D32 to D24	D23 to D16	D15 to D8	D7 to D0
-	4n + 0	8/16	4n + 0	XXXXX	XXXXX	XXXXX	b7 to b0
	4n + 1	8	4n + 1	XXXXX	XXXXX	XXXXX	b7 to b0
8		16	4n + 1	XXXXX	XXXXX	b7 to b0	XXXXX
0	4n + 2	8/16	4n + 2	XXXXX	xxxxx	XXXXX	b7 to b0
	4n + 3	8	4n + 3	XXXXX	XXXXX	XXXXX	b7 to b0
		16	4n + 3	XXXXX	XXXXX	b7 to b0	XXXXX
	4n + 0	8	(1) 4n + 0	XXXXX	XXXXX	ХХХХХ	b7 to b0
			(2) 4n + 1	XXXXX	XXXXX	xxxxx	b15 to b8
		16	4n + 0	XXXXX	xxxxx	b15 to b8	b7 to b0
	4n + 1	8	(1) 4n + 1	xxxxx	xxxxx	xxxxx	b7 to b0
			(2) 4n + 2	XXXXX	XXXXX	XXXXX	b15 to b8
		16	(1) 4n + 1	xxxxx	XXXXX	b7 to b0	XXXXX
16			(2) 4n + 2	XXXXX	XXXXX	XXXXX	b15 to b8
10	4n + 2	8	(1) 4n + 2	XXXXX	XXXXX	XXXXX	b7 to b0
			(2) 4n + 1	XXXXX	> xxxxx	ххххх	b15 to b8
		16	4n + 2	XXXXX	XXXXX	b15 to b8	b7 to b0
	4n + 3	8	(1) 4n + 3	XXXXX	XXXXX	XXXXX	b7 to b0
			(2) 4n + 4	xxxxx	XXXXX	XXXXX	b15 to b8
		16	(1) 4n + 3	XXXXX	XXXXX	b7 to b0	XXXXX
			(2) 4n + 4	XXXXX	XXXXX	XXXXX	b15 to b8
	4n + 0	8	(1) 4n + 0	ххххх	XXXXX	ххххх	b7 to b0
			(2) 4n + 1	xxxxx	ххххх) xxxxx	b15 to b8
			(3) 4n + 2	XXXXX	XXXXX	ххххх	b23 to b16
			(4) 4n + 3	XXXXX	XXXXX	XXXXX	b31 to b24
		16	(1) 4n + 0	XXXXX	xxxxx	b15 to b8	b7 to b0
		~	(2) 4n + 2	XXXXX	XXXXX	b31 to b24	b23 to b16
	4n + 1	8	(1) 4n + 0		XXXXX	XXXXX	b7 to b0
			(2) 4n + 1	XXXXX	XXXXX	XXXXX	b15 to b8
		(((3) 4n + 2	XXXXX	XXXXX	XXXXX	b23 to b16
			(4) 4n + 3	XXXXX	ххххх	XXXXX	b31 to b24
		16	(1) 4n + 1 🔇	XXXXX	XXXXX	b7 to b0	XXXXX
			(2) 4n + 2	XXXXX	XXXXX	b23 to b16	b15 to b8
32			(3) 4n + 4	XXXXX	XXXXX	XXXXX	b31 to b24
52	4n + 2	(7 8	(1) 4n + 2	XXXXX	XXXXX	XXXXX	b7 to b0
	\frown	$(\vee /))$	(2) 4n + 3	XXXXX	XXXXX	XXXXX	b15 to b8
			(3) 4n + 4	XXXXX	XXXXX	XXXXX	b23 to b16
			(4) 4n + 5	XXXXX	XXXXX	XXXXX	b31 to b24
		16	(1) 4n + 2	XXXXX	XXXXX	b15 to b8	b7 to b0
			<u>(2)</u> 4n + 4	XXXXX	XXXXX	b31 to b24	b23 to b16
	4n + 3	8	(1) 4n + 3	XXXXX	XXXXX	xxxxx	b7 to b0
			(2) 4n + 4	XXXXX	XXXXX	XXXXX	b15 to b8
			(3) 4n + 5	XXXXX	XXXXX	xxxxx	b23 to b16
1	$\sim \sim)$	\wedge	(4) 4n + 6	XXXXX	XXXXX	XXXXX	b31 to b24
	\sim	16	(1) 4n + 3	XXXXX	XXXXX	b7 to b0	XXXXX
			(2) 4n + 4	XXXXX	XXXXX	b23 to b16	b15 to b8
		\square	(3) 4n + 6	XXXXX	XXXXX	ххххх	b31 to b24

xxxxx:

The input data placed on the data bus indicated by this symbol is ignored during a read operation. During a write operation, the bus is in the high-impedance state, and the write strobe signal remains inactive.

(4) Wait control

The external bus cycle completes in two states at minimum (100 ns at $f_{SYS} = 20$ MHz) without inserting a wait state.

Setting up the BnCSL<BnWW2:BnWW0> specifies the number of wait states to be inserted in a write cycle, and setting the <BnWR2:BnWR0> bits specifies the number of wait states to be inserted in a read cycle. The external bus cycle can be programmed as follows;

BnCSL Register <bnww2:bnww0>/<bnwr2:bnwr0></bnwr2:bnwr0></bnww2:bnww0>										
BnWW2	BnWW1	BnWW0	Number of Wait States							
BnWR2	BnWR1	BnWR0	Number of Walt States							
0	0	1	2states (0 wait state), fixed wait-state mode							
0	1	0	3states (1 wait state), fixed wait-state mode (Default)							
1	0	1	4states (2 wait states), fixed wait-state mode							
1	1	0	5states (3 wait states), fixed wait-state mode							
1	1	1	6states (4 wait states), fixed wait-state mode							
0	1	1	WAIT pin input mode							
Oth	Other than the above Reserved									

(i) Fixed wait-state mode


The bus cycle is completed in the specified number of states. The number of states can be selected from 2 (0 wait state) through 6 (4 wait states).

(ii) WAIT pin input mode

In this mode, the \overline{WAIT} signal is sampled. A wait state is continued to be inserted while the WAIT signal is sampled active. The minimum bus cycle in this mode is two states. The bus cycle is completed if the wait signal is non-active ('High' level) at the second states. The bus cycle is extended as the wait signal remains active after second states.


(5) Insert Recovery cycle


If the plural memory which Data-output-floating-time (t_{DF}) is long (the external ROM and etc.) are set, it is necessary to consider each other's t_{DF} times. However, if BnCSH<BnREC> is set, you can insert dummy cycle of 1-state just before the first bus cycle which start accessing to other CS space.



(6) Basic bus timing


• External bus read/write bus cycle (0 wait state)





• External bus read/write cycle (0 wait state at \overline{WAIT} pin input mode)

• External bus read/write cycle (n wait state at \overline{WAIT} pin input mode)



- Ê FF0 FF2 FF3 FF4 FF1 D Q D Q D Q D Q WAIT Q D ≻ск >СК ⊳ск CK RES ≻ск RES RES RES RES CLK -CSn $\overline{\mathsf{RD}}$ SRWR 5 2 3 6 7 1 CLK (20 MHz) CSn e $\overline{\mathsf{RD}}$ Ń FF_RES FF0_D FF0_Q FF1_Q FF2_Q FF3_Q X WAIT
- Example of \overline{WAIT} input cycle (5 wait state)

3.6.4 Controlling the Page Mode Access to ROM

This section describes page mode access operations to ROM and the required register settings. The page mode operation to ROM is specified by PMEMCR.

(1) Operations and register settings

The TMP92CY23/CD23A supports page mode accesses to ROM. Only the CS2 space can be configured for this mode of access.

The page mode operation to ROM is specified by the Page ROM Control register, PMEMCR.

Setting the PMEMCR<OPGE> bit to "1" sets the mode of memory access to the CS space to page mode.

The number of cycles required for a read cycle is specified by the PMEMCR<OPWR1:0> bits.


	PMEMC	R <opwr1:opwr0></opwr1:opwr0>
OPWR1	OPWR0	Number of Cycles in Page Mode
0	0	1 cycle (n-1-1-1 mode) (n ≥ 2)
0	1	2 cycle (n-2-2-2 mode) (n ≥ 3)
1	0	3 cycle (n-3-3-3 mode) (n ≥ 4)
1	1	Reserved


Note: Specify the number of wait state "n" using the control register (B2CSL) for CS2 space.

The page size (the number of bytes) of ROM as seen from the CPU is determined by PMEMCR<PR1:PR0>. When the specified page boundary is reached, the controller terminates the page read operation. The first data of the next page is read in the normal mode. Then, the following data is read again in page mode.

	PMEMCR <pr1:pr0></pr1:pr0>								
	PR1	PR0	ROM Page Size						
	0	0	64 bytes						
-	0	1	32 bytes						
		0	16 bytes						
	1	1	8 bytes						
\wedge									

(2) Signal timing pulse





3.6.5 List of Registers

The memory control registers and the settings are described as follows. For the addresses of the registers, see Section 5 "Table of Special Function Registers (SFRs)".

(1) Control registers

The control register is a pair of BnCSL and BnCSH. ("n" is a number of the CS space.) BnCSL has the same configuration regardless of the CS space. In BnCSH, only B2CSH which is corresponded to the CS2 space has a different configuration from the others.

			Br	nCSL				
	7	6	5	4	3	2	1	0
Bit symbol		BnWW2	BnWW1	BnWW0	\int	BnWR2	BnWR1	BnWR0
Read/Write			W		\mathcal{A})	W	
Reset State		0	1	0	T T	> 0	21	0
					\sim //		$\langle \rangle \rangle$	

<BnWW2:0> Specifies the number of write waits.

001 = 2 states (0 waits) access

101 = 4 states (2 waits) access

111 = 6 states (4 waits) access

Others = (Reserved)

<BnWR2:0> Specifies the number of read waits.

- 001 = 2 states (0 waits) access
- 101 = 4 states (2 waits) access

111 = 6 states (4 waits) access

Others = Reserved

010 = 3 states (1 wait) access 110 = 5 states (3 waits) access $011 = \overline{WAIT}$ pin input mode

010 = 3 states (1 wait) access

- 110 = 5 states (3 waits) access
- $011 = \overline{WAIT}$ pin input mode

				B2CSH				
	7	6	5	4	3	2	1	0
Bit symbol	B2E	B2M	ノ-	B2REC	B2OM1	B2OM0	B2BUS1	B2BUS0
Read/Write		$(\overline{\Omega})$						
Reset State	$\overline{1}$	$\langle \langle 0 \rangle \rangle$	0	0	0	0	Undefined	Undefined

<B2E>: Enable bit

0 = No chip select signal output.

1 = Chip select signal output (Default).

Note: After reset, only the enable bit <B2E> of B2CS register is valid ("1").

<B2M>: CS space specification

0 = Sets the CS2 space to addresses 000000H to FFFFFH (Default).

 $1 \neq$ Sets the CS2 space to programmable.

Note: After reset, the CS2 space is set to addresses 000000H to FFFFFH.

<B2REC>: Sets the dummy cycle for data output recovery time.

- 0 = Not insert a dummy cycle (Default).
- 1 = Insert a dummy cycle.

<B2OM1:0>

00 = SRAM or ROM (Default)

Others = Reserved

<B2BUS1:0> Sets the data bus width.

00 = 8 bits

01 = 16 bits

10 = Reserved

11 = Reserved

Note: The value of <B2BUS> bit is set according to the state of AM<1:0> pin after reset.

101 = 4 states (2 111 = 6 states (4	gnal output. only the enable I mmy cycle for da ummy cycle (Def ny cycle. DM (Default) data bus width. Ift) 6 BEXWW2 0 s the number of waits) access	BEXWW1	BnREC 0 CS register is v XCSL 4 BEXWW0 0	BnOM1 0 ralid ("1").	BnOM0 W 0	BnBUS1 0 1 BEXWR1 W	0 0 BnBUS		
Read/Write W Reset State 0 <bne>: Enable bit 0 = No chip select si 0 = No chip select si Note: After reset, <bnrec>: Sets the du 0 = Not insert a d 0 = Not insert a dumn <bnom1:0> 00 = SRAM or RC 01 = Reserved 10 = Reserved 10 = Reserved 11 = Reserved <bnbus1:0> Sets the du 00 = 8 bits (Defau 01 = 16 bits 10 = Reserved 11 = Reserved 11 = Reserved 7 Bit symbol 7 Read/Write Reset State 001 = 2 states (0 001 = 4 states (2 111 = 6 states (4</bnbus1:0></bnom1:0></bnrec></bne>	gnal output. only the enable I mmy cycle for da ummy cycle (Def ny cycle. DM (Default) data bus width. Ift) 6 BEXWW2 0 s the number of waits) access	BEXWW1	0 CS register is v XCSL 4 BEXWW0	0 ralid ("1").	W 0	0	0 O BEXW		
Reset State0 <bne>: Enable bit0 = No chip select1 = Chip select siNote: After reset,<bnrec>: Sets the du0 = Not insert a d1 = Insert a dumn<bnom1:0>00 = SRAM or RC01 = Reserved10 = Reserved11 = Reserved10 = Reserved11 = Reserved00 = 8 bits (Defau01 = 16 bits10 = Reserved11 = Reserved11 = Reserved11 = Reserved28 bits (Defau01 = 16 bits10 = Reserved11 = Reserved11 = Reserved2888888911 = Reserved11 = Reserved12 = Reserved13 = Reserved14 = Reserved15 = Reserved16 = Reserved<td>gnal output. only the enable I mmy cycle for da ummy cycle (Def ny cycle. DM (Default) data bus width. Ift) 6 BEXWW2 0 s the number of waits) access</td><td>BEXWW1</td><td>CS register is v</td><td>ralid ("1").</td><td>0</td><td>1 BEXWR1 W</td><td>O BEXW</td></bnom1:0></bnrec></bne>	gnal output. only the enable I mmy cycle for da ummy cycle (Def ny cycle. DM (Default) data bus width. Ift) 6 BEXWW2 0 s the number of waits) access	BEXWW1	CS register is v	ralid ("1").	0	1 BEXWR1 W	O BEXW		
0 = No chip select 1 = Chip select si Note: After reset, <bnrec>: Sets the du 0 = Not insert a d 1 = Insert a dumn <bnom1:0> 00 = SRAM or RC 01 = Reserved 10 = Reserved 11 = Reserved 4BnBUS1:0> Sets the 00 = 8 bits (Defau 01 = 16 bits 10 = Reserved 11 = Reserved 11 = Reserved 11 = Reserved 2BnBUS1:0> Sets the 00 = 8 bits (Defau 01 = 16 bits 10 = Reserved 11 = Reserved 11 = Reserved 3 = Reserved 11 = Reserved 12 = Reserved 13 = Reserved 14 = Reserved 15 = Reserved 15 = Reserved 16 = Reserved 17 = Reserved 17 = Reserved 18 = Reserved 19 = Reserved 19 = Reserved 10 = Reserved 10</bnom1:0></bnrec>	gnal output. only the enable I mmy cycle for da ummy cycle (Def ny cycle. DM (Default) data bus width. Ift) 6 BEXWW2 0 s the number of waits) access	BEXWW1	XCSL 4 BEXWW0		BEXWR2	BEXWR1 W	BEXW		
7 Bit symbol Read/Write Reset State <bexww2:0> Specifie 001 = 2 states (0 101 = 4 states (2 111 = 6 states (4</bexww2:0>	BEXWW2 0 s the number of waits) access	5 BEXWW1	4 BEXWW0	3	BEXWR2	BEXWR1 W	BEXW		
Bit symbol Read/Write Reset State <bexww2:0> Specifie 001 = 2 states (0 101 = 4 states (2 111 = 6 states (4</bexww2:0>	BEXWW2 0 s the number of waits) access	BEXWW1	BEXWWO	3	BEXWR2	BEXWR1 W	BEXW		
Read/Write Reset State <bexww2:0> Specifie 001 = 2 states (0 101 = 4 states (2 111 = 6 states (4</bexww2:0>	0 s the number of waits) access					W	r		
Read/Write Reset State <bexww2:0> Specifie 001 = 2 states (0 101 = 4 states (2 111 = 6 states (4</bexww2:0>	0 s the number of waits) access					W	r		
Reset State <bexww2:0> Specifie 001 = 2 states (0 101 = 4 states (2 111 = 6 states (4</bexww2:0>	s the number of waits) access		0		0	1	0		
<bexww2:0> Specifie 001 = 2 states (0 101 = 4 states (2 111 = 6 states (4</bexww2:0>	s the number of waits) access	write waits.	$\langle \rangle$						
001 = 2 states (0 waits) access010 = 3 states (1 wait) access101 = 4 states (2 waits) access110 = 5 states (3 waits) access111 = 6 states (4 waits) access011 = WAIT pin input modeOthers = (Reserved)010 = 3 states (1 wait) accessBEXWR2:0> Specifies the number of read waits.010 = 3 states (1 wait) access001 = 2 states (0 waits) access010 = 3 states (1 wait) access101 = 4 states (2 waits) access010 = 3 states (1 wait) access111 = 6 states (4 waits) access010 = 3 states (1 wait) access111 = 6 states (4 waits) access010 = 5 states (3 waits) access011 = WAIT pin input mode011 = WAIT pin input mode011 = WAIT pin input mode011 = WAIT pin input mode									
7	6			3	2	1	Ο		
/		\leftarrow	BEXKEC	BEXUM1		BEXBUS1	L REXRL		
/	$\overline{\mathbf{A}}$	\sim		0		0	0		
7 Bit symbol Read/Write Reset State		BE	XCSH 4 BEXREC 0	3 BEXOM1 0	2 BEXOM0 W 0	1 BEXBUS1	0 BEXBU		

- 00 = 8 bits (Default)
- 01 = 16 bits
- 10 = Reserved
- 11 = Reserved

0 MnS16

1

1

12

(2) Block address register

A start address and an address area of the CS spaces are specified by the Memory Start Address Register (MSARn) and the Memory Address Mask Register (MAMRn). The memory start address register sets all start address similarly regardless of the CS spaces.

R/W

1

The bit to be set by the MAMRn is depended on the CS spaces.

			MSARn	(n = 0 to 3)			7(
/	7	6	5	4	3	2	- 1
/mbol	MnS23	MnS22	MnS21	MnS20	MnS19	MnS18	MnS17

1

<MnS23:16> Sets a start address.

1

1

Sets the start address of the CS spaces. </msc>MnS23:16> are corresponding to the address A23 to A16.

1

			MA	AMRO ((7/5)~		\sum	
	7	6	5	4))))	2	$\langle \langle \rangle \rangle$	0
Bit symbol	M0V20	M0V19	M0V18	M0V17	M0V16	MOV15	M0V14 to M0V9	M0V8
Read/Write				R/	W			
Reset State	1	1	1 ((1	1 (($7/\sqrt{1}$	1	1
				\sim		//))		

<M0V20:8>

Bit symbol Read/Write

Reset State

Enables or masks comparison of the addresses. <M0V20:8> are corresponding to addresses A20 to A8. <M0V14:9> are corresponding to address A14 to A9 by 1 bit. If "0" is set, the comparison between the value of the address bus and the start address is enabled. If "1" is set, the comparison is masked.

	MAMR1_											
	7	6	5	4	3	2	1	0				
Bit symbol	M1V21	M1V20	M1V19	M1V18	M1V17	M1V16	M1V15 to M1V9	M1V8				
Read/Write	$\langle \rangle$		$\langle \rangle$	V()) R/	W							
Reset State		1	1		1	1	1	1				

<M1V21:8>

Enables or masks comparison of the addresses, <M1V21:8> are corresponding to addresses A21 to A8. <M1V15:9> are corresponding to address A15 to A9 by 1 bit. If "0" is set, the comparison between the value of the address bus and the start address is enabled. If "1" is set, the comparison is masked.

				(=							
	7	6	5	4	3	2	1	0			
Bit symbol	MnV22	MnV21	MnV20	MnV19	MnV18	MnV17	MnV16	MnV15			
Read/Write		R/W									
Reset State	1	1	1	1	1	1	1	1			

MAMRn (n	= 2 to 3)
----------	-----------

<MnV22:15>

Enables or masks comparison of the addresses. </Rev 21:15> are corresponding to addresses A22 to A15. If "0" is set, the comparison between the value of the address bus and the start address is enabled. If "1" is set, the comparison is masked.

After a reset, MASR0 to MSAR3 and MSAR0 to MAMR3 are set to "FFH". B0CSH<B0E>, B1CSH<B1E>, and B3CSH<B3E> are reset to "0". This disabling the CS0, CS1, and CS3 areas. However, B2CSH<B2M> is reset to "0" and B2CSH<B2E> to "1", and CS2 is enabled 000000H to FFFFFFH. Also the bus width and number of waits specified in BEXCSH/L are used for accessing address except the specified CS0 to CS3 area.

(3) Page ROM control register (PMEMCR)

The page ROM control register sets page ROM accessing. ROM page accessing is executed only in CS2 space.

		~	_		<u> </u>			-
	7	6	5	4	3	2	1	0
Bit symbol		\geq		OPGE	OPWR1	OPWR0	PR1	PR0
Read/Write		\sim			1	R/W)	T
Reset State				0	0	0	シ 1	0
1 = ROM <opwr1:0> S 00 = 1 st 01 = 2 st 10 = 3 st 11 = Res Note: Se <pr1:0> ROM 00 = 64 k 01 = 32 k</pr1:0></opwr1:0>	OM page mode I page mode Specifies the ate (n-1-1-1 n ates (n-2-2-2 ates (n-3-3-3 served t the number 1 page size bytes bytes bytes (Defaul	number of wa node) $(n \ge 2)$ mode) $(n \ge 3$ mode) $(n \ge 4$ of waits "n" to	aits. (Default) 3) I)	register (BnCS	E) in CS space	pes.		\rightarrow

			Table	e 3.6.1 Co	ntrol Regist	er (1/2)			
		7	6	5	4	3	2	1	0
B0CSL	Bit symbol	/	B0WW2	B0WW1	B0WW0		B0WR2	B0WR1	B0WR0
(0140H)	Read/Write	/		W		/		W	
	Reset State		0	1	0		0	1	0
B0CSH	Bit symbol	B0E	-	-	BOREC	B0OM1	BOOMO	B0BUS1	B0BUS0
(0141H)	Read/Write				V	V			
	Reset State	0	0 (Note1)	0 (Note1)	0	0	0	JYo	0
MAMR0	Bit symbol	M0V20	M0V19	M0V18	M0V17	M0V16	M0V15	M0V14-V9	M0V8
(0142H)	Read/Write			r	R/	w 🔇	$(\vee /))$		
	Reset State	1	1	1	1	1 >		1	1
MSAR0	Bit symbol	M0S23	M0S22	M0S21	M0S20	M0S19	M0S18	M0S17	M0S16
(0143H)	Read/Write				R/	W	\mathcal{O}		
	Reset State	1	1	1	1		1		1
B1CSL	Bit symbol		B1WW2	B1WW1	B1WW0		B1WR2	B1WR1	B1WR0
(0144H)	Read/Write			W	6			KW	
	Reset State		0	1	0 (($\langle \rangle$	()	0
B1CSH	Bit symbol	B1E	-	-	B1REC	B10M1	B1OM0	B1BUS1	B1BUS0
(0145H)	Read/Write			r		× ·			
	Reset State	0	0 (Note1)	0 (Note1)		0		0	0
MAMR1	Bit symbol	M1V21	M1V20	M1V19	M1V18	M1V17	M1V16	M1V15-V9	M1V8
(0146H)	Read/Write			((<u> </u>	W ((7/^		
	Reset State	1	1	1			()1)	1	1
MSAR1	Bit symbol	M1S23	M1S22	M1S21	M1S20	M1S19	M1S18	M1S17	M1S16
(0147H)	Read/Write				R/	Ŵ			
	Reset State	1	1		1		1	1	1
B2CSL	Bit symbol		B2WW2	B2WW1	B2WW0		B2WR2	B2WR1	B2WR0
(0148H)	Read/Write		(<i>C</i>	W	\frown			W	
	Reset State		0)) 1	0		0	1	0
B2CSH	Bit symbol	B2E	B2M	<u> </u>	B2REC	B2OM1	B2OM0	B2BUS1	B2BUS0
(0149H)	Read/Write		$(\vee))$			ŕ			
	Reset State		0	0 (Note1)		0	0	Note3	Note3
MAMR2	Bit symbol	M2V22	M2V21	M2V20	M2V19	M2V18	M2V17	M2V16	M2V15
(014AH)	Read/Write				R/				
	Reset State	1	1	1		1	1	1	1
MSAR2	Bit symbol	7 M2S23	M2S22	M2S21	M2S20	M2S19	M2S18	M2S17	M2S16
(014BH)	Read/Write		1		R/		4	4	1
DOCOL	Reset State		1		1	1	1	1	1
B3CSL (014CH)	Bit symbol Read/Write		B3WW2	B3WW1 W	B3WW0		B3WR2	B3WR1 W	B3WR0
(01400)	Reset State		6	1	0		0	1	0
B3CSH	Bit symbol	B3E		/ _	B3REC	B3OM1	B3OM0	B3BUS1	B3BUS0
(014DH)		DJE			DSREC V		D30IVI0	D3D031	535030
	Read/Write Reset State	0	0 (Note)	0 (Note)	0	0	0	0	0
MAMR3	Bit symbol		M3V21		M3V19	M3V18			Ĩ
(014EH)	Read/Write	M3V22		M3V20	1013 V 19 R/		M3V17	M3V16	M3V15
(014611)	Reset State	1	1	1	1	1	1	1	1
MSAR3	Bit symbol	M3S23	M3S22	M3S21	M3S20	M3S19	M3S18	M3S17	M3S16
(014FH)	Read/Write	1010020	101022	1010021	NI3320 R/		100010	100017	1010010
(01-111)	Reset State	1	1	1	1	1	1	1	1
						4	1	4	

Table 3.6.1 Control Register (1/2)

		7	6	5	4	3	2	1	0
BEXCSH	Bit symbol				BEXREC	BEXOM1	BEXOM0	BEXBUS1	BEXBUS0
(0159H)	Read/Write	/					W		
	Reset State	/			0	0	0	0	0
BEXCSL	Bit symbol	/	BEXWW2	BEXWW1	BEXWW0		BEXWR2	BEXWR1	BEXWR0
(0158H)	Read/Write	/		W)	
	Reset State	/	0	1	0			1	0
PMEMCR	Bit symbol	/	/		OPGE	OPWR1	OPWR0	PR1	PR0
(0166H)	Read/Write	/					R/W		
	Reset State				0	0	0	1	0

Table 3.6.2 Control Register (1/2)

Note 1: Always write "0".


Note 2: A read-modify-write operation cannot be performed in BnCSL, BnCSH registers (n=0 to 3, EX).

Note3: Upon reset, these bits become undefined, this bit must be set before accessing the CS2 spaces.

3.6.6 Notes

(1) Timing for the $\overline{\text{CS}}$ and $\overline{\text{RD}}$ signals.

If the load capacitance of the $\overline{\text{RD}}$ (Read) signal line is greater than that of the $\overline{\text{CS}}$ (Chip Select) signal line, the deassertion timing of the read signal is delayed, which may lead to an unintentional extension of a read cycle. Such an unintended read cycle extention, which is indicated as (a) in Figure 3.6.2 may cause a problem.



Example: When using an externally connected flash EEPROM whose commands are compatible with the standard JEDEC commands, the toggle bit may not be read correctly. If the rising edge of the read signal in the cycle immediately preceding the flash EEPROM access cycle does not occur in time, a read cycle may be extended unintentilnally as indicated as indicated as (b) in Figure 3.6.3.





Figure 3.6.3 Flash EEPROM Toggle Bit Read Cycle


When the toggle bit is inverted due to this unexpected read cycle extension, the CPU read the toggle bit properly and it always reads the same value from the toggle bit. To avoid this situation, it is recommended to perform data polling. (2) The cautions at the time of the functional change of a $\overline{\text{CSn}}$.

A chip select signal output has the case of a combination terminal with a general-purpose port function. In this case, an output latch register and a function control register are initialized by the reset action, and an object terminal is initialized by the port output ("1" or "0") by it.

Functional change

Although an object terminal is changed from a port to a chip select signal output by setting up a function control register (PnFC register), the short pulse for several ns may be outputted to the changing timing. Although it does not become especially a problem when using the usual memory, it may become a problem when using a special memory.






The measure by software

The countermeasures in S/W for avoiding this phenomenon are explained.

Since CS signal decodes the address of the access area and is generated, an unnecessary pulse is outputted by access to the object CS area immediately after setting it as a CSn function. Then, if internal area is accessed also immediately after setting a port as CS function, an unnecessary pulse will not output.

- 1. Prohibition of use of an NMI function
- 2. The ban on interruption under functional change (DI command)
- 3. A dummy command is added in order to carry out continuous internal access.
- (Access to a functional change register is corresponded by 16-bit command. (LDW command))



3.7 8-Bit Timers (TMRA)

The TMP92CY23/CD23A features 6 built-in 8-bit timers (TMRA0-TMRA5). These timers are paired into three modules: TMRA01, TMRA23 and TMRA45. Each module consists of two channels and can operate in any of the following four operating modes.

- 8-bit interval timer mode
- 16-bit interval timer mode
- 8-bit programmable square wave pulse generation output mode (PPG: Variable duty cycle with variable period)
- 8-bit pulse width modulation output mode (PWM: Variable duty cycle with constant period)

Figure 3.7.1 to Figure 3.7.3 show block diagrams for TMRA01, TMRA23 and TMRA45.

Each channel consists of an 8-bit up counter, an 8-bit comparator and an 8-bit timer register. In addition, a timer flip-flop and a prescaler are provided for each pair of channels.

The operation mode and timer flip-flops are controlled by a five-byte SFR (special function registers).

Each of the three modules (TMRA01, TMRA23 and TMRA45) can be operated independently. All modules operate in the same manner; hence only the operation of TMRA01 is explained here.

Specification	Module	TMRA01	TMRA23	TMRA45
External pin	Input pin for external clock	TA0IN (Shared with PC0)	None	None
External pin	Output pin for timer	TA1OUT	TA3OUT	TA5OUT
	flip-flop	(Shared with P80)	(Shared with P81)	(Shared with P83)
	Timer RUN register	TA01RUN (1100H)	TA23RUN (1108H)	TA45RUN (1110H)
	Timer register	TAOREG (1102H)	TA2REG (110AH)	TA4REG (1112H)
SFR (Address)	Timer register	TA1REG (1103H)	TA3REG (110BH)	TA5REG (1113H)
	Timer mode register	TA01MOD(1104H)	TA23MOD(110CH)	TA45MOD(1114H)
<u> </u>	Timer flip-flop control register	TA1FFCR(1105H)	TA3FFCR(110DH)	TA5FFCR(1115H)

Table 3.7.1 Registers and Pins for Each Module





Figure 3.7.1 TMRA01 Block Diagram



TOSHIBA

Figure 3.7.2 TMRA23 Block Diagram




Figure 3.7.3 TMRA45 Block Diagram

3.7.2 Operation of Each Circuit

(1) Prescalers

A 9-bit prescaler generates the input clock to TMRA01.

The prescaler clock (ϕ T0) is a divided clock (divided by 4) from the fFPH.

The prescaler's operation can be controlled using TA01RUN <TA0PRUN> in the timer control register. Setting <TA0PRUN> to "1" starts the count; setting <TA0PRUN> to "0" clears the prescaler to "0" and stops operation. Table 3.7.2 shows the various prescaler output clock resolutions.

Clock Value SYSCR1 <gear2:0></gear2:0>	System clock SYSCR1	Ι		Timer counter TMRA pre TAxMOD <ta< td=""><td>escaler</td><td></td></ta<>	escaler	
	<sysck></sysck>		φT1(1/2)	¢T4(1/8)	φT16(1/32)	φT256(1/512)
-	1 (fs)		fs/8	fs/32	_fs/128	fs/2048
000 (1/1)			fc/8	fc/32	fc/128	fc/2048
001 (1/2)		1/4	fc/16	fc/64	fc/256	fc/4096
010 (1/4)	0 (fc)	1/4	fc/32	fc/128	fc/512	fc/8192
011 (1/8)]		fc/64	fc/256	fc/1024	fc/16384
100 (1/16)			fc/128	fc/512	fc/2048	fc/32768

Table 3.7.2 Prescaler Output Clock Resolution

(2) Up counters (UC0 and UC1)

These are 8-bit binary counters which count up the input clock pulses for the clock specified by TA01MOD.

The input clock for UC0 is selectable and can be either the external clock input via the TA0IN pin or one of the three internal clocks ϕ T1, ϕ T4 or ϕ T16. The clock setting is specified by the value set in TA01MOD<TA0CLK1:0>.

The input clock for UC1 depends on the operation mode. In 16-bit timer mode, the overflow output from UC0 is used as the input clock. In any mode other than 16-bit timer mode, the input clock is selectable and can either be one of the internal clocks ϕ T1, ϕ T16 or ϕ T256, or the comparator output (the match detection signal) from TMRA0.

For each interval timer the timer operation control register bits TA01RUN<TA0RUN> and TA01RUN<TA1RUN> can be used to stop and clear the up counters and to control their count. A reset clears both up counters, stopping the timers. (3) Timer registers (TA0REG and TA1REG)


These are 8-bit registers, which can be used to set a time interval. When the value set in the timer register TAOREG or TA1REG matches the value in the corresponding up counter, the comparator match detect signal goes Active. If the value set in the timer register is 00H, the signal goes Active when the up counter overflows.

The TAOREG has a double buffer structure, making a pair with the register buffer.

The setting of the bit TA01RUN<TA0RDE> determines whether TA0REG's double buffer structure is enabled or disabled. It is disabled if <TA0RDE> = "0" and enabled if <TA0RDE> = "1".

When the double buffer is enabled, data is transferred from the register buffer to the timer register when a 2^n overflow occurs in PWM mode, or at the start of the PPG cycle in PPG mode. Hence the double buffer cannot be used in timer mode.

A reset initializes <TAORDE> to "0", disabling the double buffer. To use the double buffer, write data to the timer register 0, set <TAORDE> to "1", and write the following data to the register buffer. Figure 3.7.4 show the configuration of TAOREG.



(4) Comparator (CP0, CP1)

The comparator compares the value in an up counter with the value set in a timer register. If they match, the up counter is cleared to "0" and an interrupt signal (INTTA0 or INTTA1) is generated. If timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

(5) Timer flip-flop (TA1FF)

The timer flip-flop (TA1FF) is a flip-flop inverted by the match detect signals (8-bit comparator output) of each interval timer.


Whether inversion is enabled or disabled is determined by the setting of the bit TA1FFCR<TA1FFIE> in the timer flip-flops control register a reset clears the value of TA1FF to "0". Writing "01" or "10" to TA1FFCR<TA1FFC1:0> sets TA1FF to "0" or "1". Writing "00" to these bits inverts the value of TA1FF (this is known as software inversion).

The TA1FF signal is output via the TA1OUT pin (which can also be used as P80).

When this pin is used as the timer output, the timer flip-flop should be set beforehand using the port 8 function register P8CR and P8FC.

92CY23-134

3.7.3 SFR




					TMRA45	Run Registe	er			
		7		6	5	4	3	2	1	0
TA45RUN	Bit symbol	TA4R	DE			\backslash	I2TA45	TA45PRUN	TA5RUN	TA4RUN
(1110H)	Read/Write	R/V	V			\square			Ŵ	r
	Reset State	0					0	0	0	0
	Function	Double					IDLE4	TMRA45	UP counter	UP counter
		buffer 0: Disal	hla				0: Stop 1: Operate	prescaler 0: Stop and o	(UC5)	(UC4)
		1: Enab					1. Operate	1: Run (Cou		
		TA4REC	G dou	ble buffer con	trol			$\forall \bigcirc$	Timer run/stop	control
		0	Disa	ble			\sim			and clear
		1	Enab	ble)>	1 Run	(Count up)
									\frown	
							$\mathcal{A}(\mathcal{N})$	>		
	Note: The	values o	of bits	4 to 6 of TA4	5RUN are i	ead as undefin	ed values.			1
						(($7/^{\sim}$. ((\rightarrow	
				Figu	re 3.7.6 l	Register for	TMRA	\diamond		
									90	
							\checkmark	$(C \cap$	\checkmark	
						$\langle \langle \rangle$		()		
					G	\sim	6	77,0		
					20			//))		
					$\mathcal{A}($		\frown	\subseteq		
							$\langle \rangle \rangle$			
				(()					
					\bigcirc					
				P	\sim	\land	~			
))					
)	7/~	\rightarrow			
				$(// \uparrow)$			>			
		1	\sim			(77°)				
		$\langle \langle \rangle$	12		\sim	$(\vee \bigcirc)$				
		\sim	1							
				, <	$\langle -$	\geq				
	\sim	\rightarrow		/						
		\leq ,		~		>				
	\sim	\searrow	/	5)						
~		\mathcal{D}		$\langle \langle \langle \rangle \rangle$						
\langle	/ /))	~		\rightarrow					
			$\left(\right)$	(())						
$\langle \langle \rangle$			\searrow	$\langle \bigcirc$						
	$\langle \rangle$		$\langle \rangle$							
	\searrow			\checkmark						

	TMRA01 Mode Register										
		7	6	5		4	3	2	1	0	
TA01MOD	Bit symbol	TA01M1	TA01M0	PWM0	1	PWM00	TA1CLK1	TA1CLK0	TA0CLK1	TA0CLK0	
(1104H)	Read/Write					R/	W				
	Reset State	0	0	0		0	0	0	0	0	
	Function	Operation me	ode	PWM cyc	cle		Source clock	for TMRA1	Source clock	for TMRA0	
		00: 8-bit time	er mode	00: Rese	erved		00: TA0TRG		00: TA0IN pir	input (Note)	
		01: 16-bit tim	ner mode	01: 2 ⁶			01:		01: 0T 1		
		10: 8-bit PPC	G mode	10: 2 ⁷			10:		10: ¢T4		
		11: 8-bit PW	M mode	11: 2 ⁸			11:	$(\Omega \Lambda)$	11: φT16		
		TMRA0 input	t clock		1		- Ĉ	\rightarrow			
				00		IN (External	input)) /			
		<ta0cl< td=""><td>K1:0></td><td>01</td><td>φT1</td><td></td><td></td><td></td></ta0cl<>	K1:0>	01	φT1						
			_	10	φT4		$\langle \rangle$	>			
				11	φT1	6		/		\checkmark	
		TMRA1 input	t clock								
					M1:0>= "01"						
				00	Matching output for TMRA0 Overflow outp			tput from			
		<ta1cl< td=""><td>K1:0></td><td>01</td><td>φT1</td><td></td><td>\sim</td><td colspan="2">TMRA0</td><td></td></ta1cl<>	K1:0>	01	φT1		\sim	TMRA0			
			10	φT1	6		(16-bit time	r mode)			
				11	∳T2	56	(77			
		PWM cycle selection									
				004							
		<pwm0< td=""><td>1.00></td><td>01</td><td></td><td>Source clock</td><td></td><td>)</td><td></td><td></td></pwm0<>	1.00>	01		Source clock)			
			1.002	10	2 ⁷ ×	Source clock	×				
				11	2 ⁸ × Source clock						
		TMRA01 ope	eration mode	selection							
				00 8-bit timer × 2ch							
				01	16-bit timer						
		<ta01ma1:0></ta01ma1:0>		10	8-bit PPG 8-bit PWM (TMRA0),						
				11							
		$\left \left \right\rangle \right $	\sim	\wedge	8-bi						
					\mathbf{X}						
	Noto: W/b	on actting TA		MOD offer	r oot	port CO					

TMRA01 Mode Register

Note: When setting TA0IN, set TA01MOD after set port C0.



				TMRA	23 Mo	ode Regist	ter					
		7	6	5		4	3	2	1	0		
TA23MOD	Bit symbol	TA23M1	TA23M0) PWN	121	PWM20	TA3CLK	1 TA3CLK0	TA2CLK1	TA2CLK0		
(110CH)	Read/Write					R	/W					
	Reset State	0	0	0		0	0	0	0	0		
	Function	Operation m	ode	PWM o	cycle		Source cl	ock for TMRA3	Source clock	c for TMRA2		
			00: 8-bit timer mode		served	1	00: TA2T	RG	00: Reserve	d		
		01: 16-bit timer mode		01: 2 ⁶			01:		01:			
		10: 8-bit PP		$10: 2^7$			10: φT16		10: ¢T4			
		11: 8-bit PW	M mode	11: 2 ⁸			11: ¢T256		11:			
		TMRA2 input	clock									
		min o az mpor		00	Poss	nucd	(-($\overline{)}$				
		<ta2clk1:0></ta2clk1:0>		00								
				10	φ11 φT4							
				11	φ14 φT16		20	\searrow	15	>		
		TMRA3 input	clock		φιιο		$\overline{2}$		<u>Z</u>			
					TA23	MOD <ta23m1< td=""><td></td><td>23MOD<ta23m1< td=""><td>·0>= "01"</td><td></td></ta23m1<></td></ta23m1<>		23MOD <ta23m1< td=""><td>·0>= "01"</td><td></td></ta23m1<>	·0>= "01"			
				00		Matching output for			Z7))			
		<ta3clk1:0></ta3clk1:0>			TMR	A2	>	Overflow output	t from			
				01		~	TMRA2					
				10 ¢T16				(16-bit timer m	ode)			
				11	11 øT256							
		PWM cycle s	election									
				00 Reserved 01 2 ⁶ × Source clock								
		<pwm2< td=""><td>3:00></td><td>01</td><td></td><td></td></pwm2<>	3:00>	01								
				$\begin{array}{c c} 10 & 2^7 \times \text{Source clock} \\ \hline 11 & 2^8 \times \text{Source clock} \\ \end{array}$								
			NU									
		TMRA23 ope	ration mod									
				00		timer × 2ch	<u></u>					
		<ta23m< td=""><td></td><td></td><td colspan="4">01 16-bit timer</td><td></td><td></td></ta23m<>			01 16-bit timer							
		<taz3ivi< td=""><td>A1.0></td><td></td><td colspan="6">10 8-bit PPG</td></taz3ivi<>	A1.0>		10 8-bit PPG							
		()	\bigcirc	11		PWM (TMRA timer (TMRA						
							(5)					
					$\langle \rangle$	$\overline{}$						
			>	27	0.0-	<u></u>						
	\sim	>	FI	gure 3.7	8 Re	gister for	IMRA					
	2	S		\land	\searrow							
			\sim									
\sim	(()))		$\langle \rangle$								
	$\langle \langle C \rangle$	リート	$(\frown$	γ_{\sim}								
$\langle \langle \langle \rangle \rangle$			2	Ŋ								

				TMRA4	5 Mode Regis	ter					
		7	6	5	4	3	2	1	0		
TA45MOD	Bit symbol	TA45M1	TA45M0	PWM4	1 PWM40	TA5CLK1	TA5CLK0	TA4CLK1	TA4CLK0		
(1114H)	Read/Write				R	R/W					
	Reset State	0	0	0	0	0	_0	0	0		
	Function	Operation m	ode	PWM cy	cle	Source clo	ck for TMRA5	Source clock	c for TMRA4		
		00: 8-bit timer mode 01: 16-bit timer mode		00: Rese	erved	00: TA4TR	G	00: Reserve	d		
				01: 2 ⁶		01:	01: øT1				
		10: 8-bit PPC		10: 2 ⁷		10: φT16		10:			
		11: 8-bit PW	M mode	11: 2 ⁸		11: φT256	$(\overline{\Omega}/\overline{A})$	11: φT16			
		TMRA4 input	clock								
		· · · · · · · · · · · · · · · · · · ·	0.001	00	Reserved	((
				01 \u00f6T1							
		<ta4cl< td=""><td><1:0></td><td>10</td><td></td><td></td><td></td></ta4cl<>	< 1:0>	10							
				10	φT16	φT4 μT16					
		TMRA5 input	clock		Ιψιιο						
				A45MOD <ta45m< td=""><td>11:0>= "01"</td><td></td></ta45m<>	11:0>= "01"						
				00	Matching output			$\overline{\langle n \rangle}$			
					TMRA4		Overflow outp	ut from			
		<ta5clk1:0></ta5clk1:0>		01	φT1	~	TMRA4				
				10	φT16		(16-bit timer i	mode)			
				11 (11 (¢T256						
		PWM cycle selection									
				001							
		<pwm45< td=""><td>5.00></td><td>01</td><td></td><td></td></pwm45<>	5.00>	01							
				(10)							
				(1)							
	I	TMRA45 ope	ration mod		1						
				00	8-bit timer × 2ch						
				01	16-bit timer						
		<ta45m< td=""><td>A1:0≯</td><td>10</td><td colspan="4">8-bit PPG</td><td></td></ta45m<>	A1:0≯	10	8-bit PPG						
		$\langle \rangle$		11	8-bit PWM (TM						
				\frown	8-bit timer (TMRA5)						
			>	$\langle -$	\geq						
	~ /	~	Fi	gure 3.7.9	Register for	TMRA					
		$\langle \rangle$			\geq						
		\searrow	. (7							
~	$(\bigcirc$	\mathcal{A}	\leq								
\leq	/ /))	\square	$\langle \rangle$							
	\sim	\sim	(()))							
$\langle \langle \langle \rangle \rangle$		\sim	2 > 2	ノ							

		7	6	5	4	3	2	1	0
TA1FFCR	Bit symbol	/	/	/		TA1FFC1	TA1FFC0	TA1FFIE	TA1FFIS
(1105H)	Read/Write	/	/	/	/		R/	W	
А	Reset State	/	/	/	/	1	Ę	0	0
read-modify -write operation cannot be performed.	Function					00: Invert TA 01: Set TA1F 10: Clear TA 11: Don't car	F 1FF	TA1FF control for inversion 0: Disable 1: Enable	TA1FF inversion select 0: TMRA0 1: TMRA1

TMRA1 Flip-Flop Control Register

Inversion signal for timer flip-flop 1 (TA1FF) (Don't care except in 8-bit timer mode)

)	Inversion by TMRA0
	Inversion by TMPA1
	Inversion by TMRA1
)	Disabled
	Enabled
0	Inverts the value of TA1FF (Software inversion)
1	Sets TA1FF to "1"
0	Clears TA1FF to "0"
1 (Don't care
	0 1 0

Note: The values of bits4 to 6 of TA1FFCR are read as undefined values.

Figure 3.7.10 Register for TMRA

						9.0.0			
		7	6	5	4	3	2	1	0
TA3FFCR	Bit symbol		/			TA3FFC1	TA3FFC0	TA3FFIE	TA3FFIS
(110DH)	Read/Write		/				R/	W	
А	Reset State		/		/	1	1	0	0
read-modify -write operation cannot be performed	Function					00: Invert TA 01: Set TA3F 10: Clear TA 11: Don't car	FF 3FF	TA3FF control for inversion 0: Disable 1: Enable	TA3FF inversion select 0: TMRA2 1: TMRA3

TMRA3 Flip-Flop Control Register

Inversion signal for timer flip-flop 3 (TA3FF) (Don't care except in 8-bit timer mode)

· ·		
	0	Inversion by TMRA2
TA3FFIS	1	Inversion by TMRA3
Inversion of TA3FF		
	0	Disabled
TA3FFIE	1	Enabled
Control of TA3FF		
	00	Inverts the value of TA3FF (Software inversion)
	01	Sets TA3FF to "1"
<ta3ffc1:0></ta3ffc1:0>	10	Clears TA3FF to "0"
	11	Don't care

L

Note: The values of bits4 to 6 of TA3FFCR are read as undefined values.

Figure 3.7.11 Register for TMRA

						- 9			
		7	6	5	4	3	2	1	0
TA5FFCR	Bit symbol		/			TA5FFC1	TA5FFC0	TA5FFIE	TA5FFIS
(1115H)	Read/Write						R/	W	
А	Reset State					1	-	0	0
read-modify -write operation cannot be performed	Function					00: Invert TA 01: Set TA5F 10: Clear TA 11: Don't car	F 5FF	TA5FF control for inversion 0: Disable 1: Enable	TA5FF inversion select 0: TMRA4 1: TMRA5

TMRA5 Flip-Flop Control Register

Inversion signal for timer flip-flop 5 (TA5FF) (Don't care except in 8-bit timer mode)

· ·		,
	0	Inversion by TMRA4
TA5FFIS	1	Inversion by TMRA5
Inversion of TA5FF		
	0	Disabled
TA5FFIE	1	Enabled
Control of TA5FF		
	00	Inverts the value of TA5FF (Software inversion)
	01	Sets TA5FF to "1"
<ta5ffc1:0></ta5ffc1:0>	10	Clears TA5FF to "0"
	11	Don't care

L

Note: The values of bits4 to 6 of TA5FFCR are read as undefined values.

Figure 3.7.12 Register for TMRA

				TMRA	Register					
		7	6	5	4	3	2	1	0	
TAOREG	Bit symbol				-	_				
(1102H)	Read/Write		W							
	Reset State				Unde	efined	~			
TA1REG	Bit symbol				-	_				
(1103H)	Read/Write				١	V	Ć			
	Reset State		Undefined							
TA2REG	Bit symbol									
(110AH)	Read/Write	W _ ((// 5)								
	Reset State				Unde	efined				
TA3REG	Bit symbol	_								
(110BH)	Read/Write				١	N () M			
	Reset State				Unde	efined				
TA4REG	Bit symbol					- 712-	\geq		>	
(1112H)	Read/Write				X	A/			4	
	Reset State				Unde	efined	. (\bigcirc		
TA5REG	Bit symbol					\bigcirc		$\leq 1/n$		
(1113H)	Read/Write					N		90		
	Reset State				Unde	fined	\mathcal{C}	\searrow		

Note: A read-modify -write operation cannot be performed.

Figure 3.7.13 Register for TMRA

3.7.4 Operation in Each Mode

(1) 8-bit timer mode

Both TMRA0 and TMRA1 can be used independently as 8-bit interval timers. When set function and count data, TMRA0 and TMRA1 should be stopped.

1. Generating interrupts at a fixed interval (using TMRA1)

To generate interrupts at constant intervals using TMRA1 (INTTA1), first stop TMRA1 then set the operation mode, input clock and a cycle to TA01MOD and TA1REG register, respectively. Then, enable the interrupt INTTA1 and start TMRA1 counting.

Example:	To generate an	INTTA1 interruj	pt every 40 µs at fC	= 40 MHz, set each
	register as follow	vs:		
	*Clock state:	Clock gear : 1/1(fc)		$\mathcal{A}(\mathcal{D})$
	MSB	I SB		$\langle 2 \rangle$

	IVI:	SB						Ľ	6B	(a) (b)
		7	6	5	4	3	2	1	0	$(\langle / \rangle) \land (\circ) \land$
TA01RUN	\leftarrow	-	Х	Х	Х	-	-	0	- 5	Stop TMRA1 and clear it to "0".
TA01MOD	←	0	0	Х	Х	0	1	-	- 8	Select 8-bit timer mode and select ϕ T1 (= (8/fc)s at f _C = 40
										(Hz) as the input clock.
TA1REG	\leftarrow	1	1	0	0	1	0	0	0 < (5	Set 40 μ s ÷ ϕ T1 = 200 = C8H to TAREG.
INTETA01	\leftarrow	Х	1	0	1	-	_	-	Ē	nable INTTA1 and set it to level 5.
TA01RUN	\leftarrow	_	Х	Х	Х	-	1	1	(-)8	Start TMRA1 counting.
X: Don't care	, –: N	lo cl	nang	je				$\left(\right)$	$\langle \rangle$	

Select the input clock using Table 3.7.3.

	~
Table 3.7.3 Selecting Interrupt Interval	
I ADIA 3 / 3 SAIACTING INTARLINT INTAR/A	and the input (lock Liging 8-Rit Limer

Input Clock	Interrupt Interval (at f _C = 40 MHz)	Resolution
φT1 (8/fC)	0.2 μs to 51.2 μs	0.2 μs
φT4 (32/fC)	0.8 μs to 204.8 μs	0.8 μs
φT16 (128/fC)	3.2 µs to 819.2µs	3.2 μs
φT256 (2048/fC)	51.2 μs to 13.11 ms	51.2 μs

Note: The input clocks for TMRA0 and TMRA1 differ as follows:


TMRA0: Uses TMRA0 input (TA0IN) and can be selected from ϕ T1, ϕ T4 or ϕ T16

TMRA1: Matches output of TMRA0 (TA0TRG) and can be selected from ϕ T1, ϕ T16, ϕ T256


2. Generating a 50 % duty ratio square wave pulse


The state of the timer flip-flop (TA1FF) is inverted at constant intervals and its status output via the timer output pin (TA1OUT).

Example: To output a 1.2- μ s square wave pulse from the TA1OUT pin at f_C = 40 MHz, use the following procedure to make the appropriate register settings. This example uses TMRA1; however, either TMRA0 or TMRA1 may be used.



3. Making TMRA1 count up on the match signal from the TMRA0 comparator Select 8-bit timer mode and set the comparator output from TMRA0 to be the





(2) 16-bit timer mode

A 16-bit interval timer is configured by pairing the two 8-bit timers TMRA0 and TMRA1.

To make a 16-bit interval timer in which TMRA0 and TMRA1 are cascaded together, set TA01MOD<TA01M1:0> to "01".

In 16-bit timer mode, the overflow output from TMRA0 is used as the input clock for TMRA1, regardless of the value set in TA01MOD<TA01CLK1:0>. Table 3.7.2 shows the relationship between the timer (interrupt) cycle and the input clock selection.

To set the timer interrupt interval, set the lower eight bits in timer register TA0REG and the upper eight bits in TA1REG. Be sure to set TA0REG first (as entering data in TA0REG temporarily disables the compare, while entering data in TA1REG starts the compare).

Setting example: To generate an INTTA1 interrupt every 0.2 s at $f_C = 40$ MHz, set the timer registers TA0REG and TA1REG as follows:


*Clock state: Clock gear : 1/1(fc)

If ϕ T16 (=(128/fc)s at f_C = 40 MHz) is used as the input clock for counting, set the following value in the registers:

 $0.2 \text{ s} \div (128/\text{fc})\text{s} = 62500 = F424\text{H}; \text{ e.g. set TA1REG to F4H and TA0REG to 24H}.$

The comparator match signal is output from TMRA0 each time the up counter UC0 matches TA0REG, though the up counter UC0 is not cleared.


In the case of the TMRA1 comparator, the match detect signal is output on each comparator pulse on which the values in the up counter UC1 and TA1REG match. When the match detect signal is output simultaneously from both the comparator TMRA0 and TMRA1, the up counters UC0 and UC1 are cleared to "0" and the interrupt INTTA1 is generated. Also, if inversion is enabled, the value of the timer flip-flop TA1FF is inverted.



(3) 8-bit PPG (Programmable pulse generation) output mode

Square wave pulses can be generated at any frequency and duty ratio by TMRA0. The output pulses may be active low or active high. In this mode TMRA1 cannot be used.

TMRA0 outputs pulses on the TA1OUT pin (which can also be used as P80).






In this mode a programmable square wave is generated by inverting the timer output each time the 8-bit up counter (UC0) matches the value in one of the timer registers TA0REG or TA1REG.

The value set in TA0REG must be smaller than the value set in TA1REG.

Although the up counter for TMRA1 (UC1) is not used in this mode,

TA01RUN<TA1RUN> should be set to "1" so that UC1 is set for counting.

Figure 3.7.18 shows a block diagram representing this mode.





To generate 1/4 duty 62.5 kHz pulses (at $f_C = 40$ MHz) Example: 16 μs *Clock state: Clock gear : 1/1(fc) Calculate the value that should be set in the timer register. To obtain a frequency of 62.5 kHz, the pulse cycle t should be: $t = 1/62.5 \text{ kHz} = 16 \mu s$ $\phi T1 (= (8/fc)s @f_C = 40 MHz);$ $16 \,\mu s \div (8/fc)s = 80$ Therefore set TA1REG = 80 = 50HThe duty is to be set to 1/4: t × $1/4 = 16 \ \mu s \times 1/4 = 4 \ \mu s$ $4 \ \mu s \div (8/fc)s = 20$ Therefore, set TAOREG = 20 = 14H3 2 0 6 5 4 1 TA01RUN 0 Stop TMRA0 and TMRA1 and clear it to "0". Х Х 0 0 Х Set the 8-bit PPG mode, and select $\phi T1$ as input clock. TA01MOD Х 0 Х Х Х 0 0 Write 14H. **TA0REG** 0 1 0 0 0 0 Write 50H. TA1REG 0 1 0 1 0 0 0 0 TA1FFCR Х Set TA1FF, enabling both inversion and the double buffer. Х Х Х х 10 generate a negative logic pulse. Set P80 as the TA1OUT pin. P8FC2 Х Х Х Х TA01RUN Х Х Start TMRA0 and TMRA1 counting. ← 1 Х X: Don't care, -: No change

(4) 8-bit PWM output mode

This mode is only valid for TMRA0. In this mode, a PWM pulse with the maximum resolution of 8 bits can be output.

When TMRA0 is used the PWM pulse is output on the TA1OUT pin (which is also used as P80). TMRA1 can also be used as an 8-bit timer.

The timer output is inverted when the up counter (UC0) matches the value set in the timer register TA0REG or when 2^n counter overflow occurs (n = 6, 7 or 8 as specified by TA01MOD<PWM01:00>). The up counter UC0 is cleared when 2^n counter overflow occurs. The following conditions must be satisfied before this PWM mode can be used.





Figure 3.7.21 Block Diagram of 8-Bit PWM Mode

In this mode the value of the register buffer will be shifted into TAOREG if 2^n overflow is detected when the TAOREG double buffer is enabled.

Use of the double buffer facilitates the handling of low duty ratio waves.



Clock gear value	System clock					PWM cycle TAxxMOD <pwmx1:0></pwmx1:0>						
SYSCR1	SYSCR0	-	2 ⁶ (x64)				2 ⁷ (x128)			2 ⁸ (x256)		
<gear2:0></gear2:0>	<sysck></sysck>		TAxxM	OD <tax(< td=""><td>CLK1:0></td><td>TAxxM</td><td>OD<taxc< td=""><td>LK1:0></td><td>TAxxM</td><td>OD<taxc< td=""><td>LK1:0></td></taxc<></td></taxc<></td></tax(<>	CLK1:0>	TAxxM	OD <taxc< td=""><td>LK1:0></td><td>TAxxM</td><td>OD<taxc< td=""><td>LK1:0></td></taxc<></td></taxc<>	LK1:0>	TAxxM	OD <taxc< td=""><td>LK1:0></td></taxc<>	LK1:0>	
			φT1(x2)	φT4(x8)	φT16(x32)	φT1(x2)	φT4(x8)	φT16(x32)	φT1(x2)	φT4(x8)	φT16(x32)	
-	1(fs)		512/fs	2048/fs	8192/fs	1024/fs	4096/fs	16384/fs	2048/fs	8192/fs	32768/fs	
000(x1)			512/fc	2048/fc	8192/fc	1024/fc	4096/fc	16384/fc	2048/fc	8192/fc	32768/fc	
001(x2)		×4	1024/fc	4096/fc	16384/fc	2048/fc	8192/fc 🗸	32768/fc	4096/fc	16384/fc	65536/fc	
010(x4)	0(fc)	×4	2048/fc	8192/fc	32768/fc	4096/fc	16384/fc	65536/fc	8192/fc	32768/fc	131072/fc	
011(x8)			4096/fc	16384/fc	65536/fc	8192/fc	32768/fc	131072/fc	16384/fc	65536/fc	262144/fc	
100(x16)			8192/fc	32768/fc	131072/fc	16384/fc	65536/fc	262144/fc	32768/fc	131072/fc	524288/fc	

Table 3.7.4 PWM Cycle

(5) Settings for each mode

Table 3.7.5 shows the SFR settings for each mode.

	21	\sim
(2 >	
6	\sim	\searrow
(\mathcal{D}/\mathcal{A}	2
	V/	//

 \Diamond

Table 3.7.5 Timer Mode Set	tting Registers
----------------------------	-----------------

Register name		TA01	MOD	(\bigcirc)	TA1FFCR
<bit symbol=""></bit>	<ta01m1:0></ta01m1:0>	<pwm01:00></pwm01:00>	<ta1clk1:0></ta1clk1:0>	<ta0clk1:0></ta0clk1:0>	<ta1ffis></ta1ffis>
Function	Timer Mode	PWM Cycle	Upper Timer Input Clock	Lower Timer Input Clock	Timer F/F Invert Signal Select
8-bit timer × 2 channels	00		Lower timer match,	External clock, φT1, φT4, φT16 (00, 01, 10, 11)	0: Lower timer output 1: Upper timer output
16-bit timer mode	01			External clock, φT1, φT4, φT16 (00, 01, 10, 11)	_
8-bit PPG × 1 channel			-	External clock, φT1, φT4, φT16 (00, 01, 10, 11)	_
8-bit PWM × 1 channel	TT	2 ⁶ , 2 ⁷ , 2 ⁸ (01, 10, 11)	7 _	External clock, φT1, φT4, φT16 (00, 01, 10, 11)	_
8-bit timer × 1 channel	11	(7 -	φT1, φT16, φT256 (01, 10, 11)	_	Output disabled

-: Don't care

3.8 16-Bit Timer/Event Counters (TMRB0)

The TMP92CY23/CD23A incorporates two multifunctional 16-bit timer/event counter (TMRB0 and TMRB1) which has the following operation modes:

- 16-bit interval timer
- 16-bit event counter
- 16-bit programmable pulse generation (PPG)

Can be used following operation modes by capture function.

- Frequency measurement mode
- Pulse width measurement mode
- Time differential measurement mode

Figure 3.8.1 and Figure 3.8.2 show block diagram of TMRB0 and TMRB1.

The timer/event counter consists of a 16-bit up counter, two 16-bit timer registers (one of them with a double buffer structure), two 16-bit capture register, two comparators, a capture input controller, a timer flip-flop and a control circuit.


The timer/event counter is controlled by a 11-byte SFR. Each channel(TMRB0,TMRB1) operate independently.


In this section, the explanation describes only for TMRB1 because each channel is identical operation except for the difference as follows;

Spec	Channel	TMRBO	TMRB1
External pin	External clock/ Caputre triggr input pin	None	TB1IN0 (Share with PD TB1IN1 (Share with PD
External pin	Timer flip-flop output pin	TB0OUT0 (Share with PD0)	TB1OUT0 (Share with PI TB1OUT1 (Share with PI
//	Timre run register	TB0RUN (1180H)	TB1RUN (1190H)
$\langle \langle \rangle$	Timrer mode register	TB0MOD (1182H)	TB1MOD (1192H)
	Timre flip-flop control register	TB0FFCR (1183H)	TB1FFCR (1193H)
		TB0RG0L (1188H)	TB1RG0L (1198H)
SFR	Timer register	TB0RG0H (1189H)	TB1RG0H (1199H)
(Address)		TB0RG1L (118AH)	TB1RG1L (119AH)
(Address)		TB0RG1H (118BH)	TB1RG1H (119BH)
(\bigcirc)		TB0CP0L (118CH)	TB1CP0L (119CH)
		TB0CP0H (118DH)	TB1CP0H (119DH)
	Capture register	TB0CP1L (118EH)	TB1CP1L (119EH)
\rightarrow		TB0CP1H (118FH)	TB1CP1H (119FH)

Table 3.8.1 Pins and SFR of TMRB

3.8.1 Block Diagrams







3.8.2 Operation of Each Block

(1) Prescaler

The 5-bit prescaler generates the source clock for TMRB1. The prescaler clock (ϕ T0) is a divided clock (divided by 4) from the f_{FPH}.

This prescaler can be started or stopped using TB1RUN<TB1PRUN>. Counting starts when <TB0PRUN> is set to "1"; the prescaler is cleared to "0" and stops operation when <TB0PRUN> is cleared to "0".

Gear Value SYSCR1 <gear2:0></gear2:0>	System clock SYSCR1 <sysck></sysck>	-	Т	Counter input MRB prescale MOD <tbxclk< th=""><th><i>p</i></th></tbxclk<>	<i>p</i>
-	1 (fs)		fs/8	fs/32	fs/128
000 (1/1)			fc/8	fc/32	fc/128
001 (1/2)		4/4	fc/16	fc/64	fc/256
010 (1/4)	0 (fc)	1/4	fc/64	fc/128	fc/512
011 (1/8)			fc/64	fc/256	fc/1024
100 (1/16)			fc/128	fc/512	fc/2048

Table 3.8.2 Pre	scaler Clock	Resolution
-----------------	--------------	------------

(2) Up counter (UC12)

UC12 is a 16-bit binary counter which counts up pulses input from the clock specified by TB0MOD<TB0CLK1:0>.

Any one of the prescaler internal clocks ϕ T1, ϕ T4 and ϕ T16 can be selected as the input clock. Counting or stopping and clearing of the counter is controlled by TB1RUN<TB1RUN>. TMRB0 cannot choose an external clock as an input clock (there is no external clock input terminal).

When clearing is enabled, the up counter UC12 will be cleared to 0 each time its value matches the value in the timer register TB1RG1H/L. If clearing is disabled, the counter operates as a free-running counter. Clearing can be enabled or disabled using TB1MOD<TB1CLE>.

A timer overflow interrupt (INTTBOF1) is generated when UC12 overflow occurs.

(3) Timer registers (TB1RG0H/L and TB1RG1H/L)

These 16-bit registers are used to set the interval time. When the value in the up counter UC12 matches the value set in this timer register, the comparator match detect signal will go active.

Setting data for both Upper and Lower timer registers is always needed. For example, either using a 2-byte data transfer instruction or using a 1-byte data transfer instruction twice for the lower 8 bits and upper 8 bits in order.


The TB1RG0H/L timer register has a double-buffer structure, which is paired with a register buffer. The value set in TB1RUN<TB1RDE> determines whether the double-buffer structure is enabled or disabled: it is disabled when <TB1RDE> = "0", and enabled when <TB1RDE> = "1".

When the double buffer is enabled, data is transferred from the register buffer to the timer register when the values in the up counter (UC12) and the timer register TB1RG1H/L match.

After a reset, TB1RG0H/L and TB1RG1H/L are undefined. If the 16-bit timer is to be used after a reset, data should be written to it beforehand.

On a reset <TB1RDE> is initialized to "0", disabling the double buffer. To use the double buffer, write data to the timer register, set <TB1RDE> to "1", then write data to the register buffer as shown below.

TB1RG0H/L and the register buffer both have the same memory addresses (1188H and 1189H) allocated to them. If $\langle TB1RDE \rangle = "0"$, the value is written to both the timer register and the register buffer. If $\langle TB1RDE \rangle = "1"$, the value is written to the register buffer only.




The addresses of the timer registers are as follows:

The timer registers are write-only registers and thus cannot be read.

(4) Capture registers (TB1CP0H/L and TB1CP1H/L)

These 16-bit registers are used to latch the values in the up counters UC12.

All 16 bits of data in the capture registers should be read. For example, using a 2-byte data load instruction or two 1-byte data load instructions twice for lower 8 bits and upper 8 bits in order.



(5) Capture input control

This circuit controls the timing to latch the value of the up counter UC12 into TB1CP0H/L and TB1CP1H/L.

Interrupt timing of capture register and selection edge of external interrupt are set by TB1MOD<TB1CPM1:0>. (TMRB0 does not include the selection edge of external interrupt.)

The value in the up counter can be loaded into a capture register by software. Whenever 0 is programmed to TB1MOD<TB1CP0I>, the current value in the up counter is loaded into capture register TB1CP0H/L. It is necessary to keep the prescaler in run mode (e.g., TB1RUN<TB1PRUN> must be held at a value of 1).

(6) Comparators (CP12, CP13)

CP12 is 16-bit comparators which compare the value in the up counter UC12 with the value set in TB1RG0H/L or TB1RG1H/L respectively, in order to detect a match. If a match is detected, the comparator generates an interrupt (INTTB10 or INTTB11 respectively).

(7) Timer flip-flops (TB1FF0 and TB1FF1)

These flip-flops are inverted by the match detect signals from the comparators and the latch signals to the capture registers. Inversion can be enabled and disabled for each element using TB1FFCR<TB1C0T1, TB1E1T1 and TB1E0T1>.

After a reset the value of TB1FF0 is undefined. If "00" is programmed to TB1FFCR <TB1FF0C1:0> or <TB1FF1C1:0>, TB1FF0 will be inverted. If "01" is programmed to the capture registers, the value of TB1FF0 will be set to "1". If "10" is programmed to the capture registers, the value of TB1FF0 will be cleared to "0".

The values of TB1FF0 and TB1FF1 can be output via the timer output pin TB1OUT0 (which is shared with PD3), TB1OUT1 (which is shard with PD4). The timer output pin of TMRB0 is one pin (TB0OUT0: which is shard with PD0). Timer output should be specified using the port D function register.

3.8.3 SFR

				TMRB0 R	un Registe	r								
		7	6	5	4	3	2	1	0					
TBORUN	Bit symbol	TB0RDE	-			I2TB0	TBOPRUN		TBORUN					
(1180H)	Read/Write	R	/W			R	w 🔨		R/W					
	Reset State	0	0			0	0		0					
	Function	Double	Always			IDLE2	TMRB0	$\langle \rangle$	Up counter					
		buffer	write "0"			0: Stop	prescaler	2	(UC10)					
		0: Disable				1: Operate	0: Stop and o	clear						
		1: Enable					1: Run (Cour	nt up)						
						Ć								
	F	Count operat	ion				\mathcal{O}							
	<tb0prun>, <tb0run> 0 Stop and clear</tb0run></tb0prun>													
	1 Count up													
	Note: The	1, 4 and 5 of	TB0RUN are	read as unde	fined values.	()	\diamond ((
								2///						
					$ (\) $	\geq	\square	\mathbf{S}						
		_	_		un Registe		(\bigcirc)	~						
		7	6	5	4	3	2	1	0					
TB1RUN	Bit symbol	TB1RDE	-			I2TB1 (7B1PRUN		TB1RUN					
(1190H)	Read/Write	R	/W			R	Ŵ		R/W					
	Reset State	0	0			0	0		0					
	Function	Double	Always	\bigcirc		IDLE2	TMRB1		Up counter					
		buffer	write "0"	())		0: Stop	prescaler		(UC12)					
		0: Disable			~	1: Operate	0: Stop and o							
		1: Enable	-(C				1: Run (Cour	nt up)						
				リ										
		Count operat	ion 77			\checkmark								
				0	Stop and clea	ar								
		<1B1PRU	I>, <tb1run< td=""><td>2 1</td><td>Count up</td><td></td><td></td><td></td><td></td></tb1run<>	2 1	Count up									
	-	\bigtriangledown			\bigcirc									
	Note: The	1. 4 and 5 of	TB0RUN are	read as unde	fined values.									
			7											
	\sim	Ζ.												
	$\langle \rangle$	\bigtriangledown	Figure	3.8.3 The	Registers for	or TMRB								
		\mathcal{A}	31		0									
\langle))		\geq										
			(\bigcirc)											
	$ \rightarrow $		$\wedge \bigcirc)$											
		2	$\langle $											
	\searrow		\rightarrow											
	~													

				TMRB0 Mc	de Registe	r							
		7	6	5	4	3	2	1	0				
TB0MOD	Bit symbol	-	-	TB0CP0I	TB0CPM1	TB0CPM0	TB0CLE	TB0CLK1	TB0CLK0				
(1182H)	Read/Write	R/	W	W*			R/W						
	Reset State	0	0	1	0	0	0	0	0				
Α	Function	Always write	"0"	Software	Capture timi	ng	Up counter	TMRB0 sour					
read-modify				capture	00: Disable		control	00: Reserve	d				
-write operation				control 0: Software	01: Reserved 10: Reserved		0: Disable 1: Enable	01: φT1					
cannot be				capture	11: TA1OUT			10:					
performed.				1: Undefined			$\left(/ \right)$	Π. φΠΟ					
		TMRB0 sou	rce clock										
					Reserved								
		<tb0c< td=""><td>LK1:0></td><td></td><td>φT1</td><td></td><td>/</td><td></td><td>7</td></tb0c<>	LK1:0>		φT1		/		7				
		Control aloo	ring for up of	ounter (UC10)				40					
					Disable		$\left(\widehat{\mathcal{C}} \right)$	~					
		<tb0< td=""><td>CLE></td><td></td><td></td><td>ng by match w</td><td>ith TB0RG1H</td><td>/I</td><td></td></tb0<>	CLE>			ng by match w	ith TB0RG1H	/I					
		Capture timing											
						Capture c	ontrol						
			(00	Disable								
		TDOO			Reserved								
		<tb0c< td=""><td>PINIT:U></td><td></td><td>Reserved</td><td></td><td></td><td></td><td></td></tb0c<>	PINIT:U>		Reserved								
				/ 11	Capture to TB Capture to TB								
	4	Software ca	pture										
			/	0 1	he value of up	o counter is ca	aptured to TB	CP0H/L					
		<tb00< td=""><td>,rui></td><td>τ</td><td>Indefined</td><td></td><td></td><td></td><td></td></tb00<>	,rui>	τ	Indefined								
		\sim	.(7										
	()		Figure	84 The R	edisters for	TMRB0							

TMRB0 Mode Register

Figure 3.8.4 The Registers for TMRB0

				LWKB0 Wo	de Registei							
		7	6	5	4	3	2	1	0			
TB1MOD	Bit symbol	TB1CT1	TB1ET1	TB1CP0I	TB1CPM1	TB1CPM0	TB1CLE	TB1CLK1	TB1CLK0			
(1192H)	Read/Write	R/	W	W*			R/W					
	Reset State	0	0	1	0	0	0	0	0			
А	Function	TB1FF1 Inve		Software	Capture timi	-	Up counter	TMRB1 sour				
read-modify		0: Trigger dis		capture	00: Disable clear INT5 is rising edge control			00: TB1IN0	pin input			
-write		1: Trigger en		control 0: Software		0 0	01: φT1 10: φT4					
operation cannot be				capture		rising edge	0: Disable 1:Enable	10: φ14 11: φT16				
performed			match UC10 with	1: Undefined	10: TB1IN0		(// 5)	Π. φΠΟ				
penenneu			TB1RG1H/L			falling edge						
		TB1CP1H/L			11: TA3OU TA3OU							
						rising edge	\mathcal{Y}					
		TMRB1 sour	ce clock		6				>			
					TB1IN0 pin inp	put	\rightarrow ((
		<tb1ci< td=""><td>LK1:0></td><td></td><td>¢T1</td><td></td><td></td><td>4//</td><td></td></tb1ci<>	LK1:0>		¢T1			4//				
						7	$\overline{\mathcal{C}}$	\mathbf{S}				
		<tb10< td=""><td></td><td>1 0</td><td>Disable</td><td>((/</td><td></td><td></td><td></td></tb10<>		1 0	Disable	((/						
			•==-		Enable clearin	g by match w	ith TB1RG1H	Ĺ				
		Capture/inte	Capture/interrupt timing Capture control INT5 control									
				())								
			\square	A	Disable							
))01	Capture to TB1C Capture to TB1C							
		<tb0cf< td=""><td>PM1:0></td><td></td><td></td><td></td><td>edge of TB1IN(</td><td></td><td>s at the rising</td></tb0cf<>	PM1:0>				edge of TB1IN(s at the rising			
		<tb0cf< td=""><td>PM1:0></td><td>10 C</td><td>Capture to TB1C</td><td>P0H/L at rising</td><td>-</td><td>INT5 occur</td><td>_ °</td></tb0cf<>	PM1:0>	10 C	Capture to TB1C	P0H/L at rising	-	INT5 occur	_ °			
		<tb0cf< td=""><td>PM1:0></td><td>10 C</td><td>Capture to TB1C</td><td>P0H/L at rising P1H/L at falling</td><td>edge of TB1IN</td><td>INT5 occur edge of TE</td><td>_ °</td></tb0cf<>	PM1:0>	10 C	Capture to TB1C	P0H/L at rising P1H/L at falling	edge of TB1IN	INT5 occur edge of TE	_ °			
		<tb0cf< td=""><td>PM1:0></td><td></td><td>Capture to TB1C Capture to TB1C</td><td>P0H/L at rising P1H/L at falling P0H/L at rising</td><td>edge of TB1IN edge of TA3OU</td><td> INT5 occur edge of TE INT5 occur </td><td>s1IN0</td></tb0cf<>	PM1:0>		Capture to TB1C Capture to TB1C	P0H/L at rising P1H/L at falling P0H/L at rising	edge of TB1IN edge of TA3OU	 INT5 occur edge of TE INT5 occur 	s1IN0			
				10 C	Capture to TB1C Capture to TB1C Capture to TB1C	P0H/L at rising P1H/L at falling P0H/L at rising	edge of TB1IN edge of TA3OU	 INT5 occur edge of TE INT5 occur 	s1IN0			
		<tb0cf< td=""><td></td><td></td><td>Capture to TB1C Capture to TB1C Capture to TB1C Capture to TB1C</td><td>POH/L at rising P1H/L at falling P0H/L at rising P1H/L at falling</td><td>edge of TB1IN edge of TA3OU edge of TA3OU</td><td> INT5 occur edge of TE INT5 occur INT5 occur edge of TE </td><td>s1IN0</td></tb0cf<>			Capture to TB1C Capture to TB1C Capture to TB1C Capture to TB1C	POH/L at rising P1H/L at falling P0H/L at rising P1H/L at falling	edge of TB1IN edge of TA3OU edge of TA3OU	 INT5 occur edge of TE INT5 occur INT5 occur edge of TE 	s1IN0			
			pture		Capture to TB1C Capture to TB1C Capture to TB1C Capture to TB1C Capture to TB1C	POH/L at rising P1H/L at falling P0H/L at rising P1H/L at falling	edge of TB1IN edge of TA3OU edge of TA3OU	 INT5 occur edge of TE INT5 occur INT5 occur edge of TE 	s1IN0			
		Software cap	pture		Capture to TB1C Capture to TB1C Capture to TB1C Capture to TB1C	POH/L at rising P1H/L at falling P0H/L at rising P1H/L at falling	edge of TB1IN edge of TA3OU edge of TA3OU	 INT5 occur edge of TE INT5 occur INT5 occur edge of TE 	s1IN0			
		Software can <tb10< td=""><td>pture CP0I></td><td></td><td>Capture to TB1C Capture to TB1C Capture to TB1C Capture to TB1C Capture to TB1C</td><td>POH/L at rising P1H/L at falling P0H/L at rising P1H/L at falling</td><td>edge of TB1IN edge of TA3OU edge of TA3OU</td><td> INT5 occur edge of TE INT5 occur INT5 occur edge of TE </td><td>s1IN0</td></tb10<>	pture CP0I>		Capture to TB1C Capture to TB1C Capture to TB1C Capture to TB1C Capture to TB1C	POH/L at rising P1H/L at falling P0H/L at rising P1H/L at falling	edge of TB1IN edge of TA3OU edge of TA3OU	 INT5 occur edge of TE INT5 occur INT5 occur edge of TE 	s1IN0			
		Software cap <tb10 TB1FF1 con</tb10 	pture CP0I> trol		Capture to TB1C Capture to TB1C Capture to TB1C Capture to TB1C Capture to TB1C	POH/L at rising P1H/L at falling P0H/L at rising P1H/L at falling P1H/L at falling	edge of TB1IN edge of TA3OU edge of TA3OU	 INT5 occur edge of TE INT5 occur INT5 occur edge of TE 	s1IN0			
		Software cap <tb10 TB1FF1 cont Inverted whee</tb10 	pture CP0I> trol en UC12 value	10 C 11 C 0 · · 1 · ·	Capture to TB1C Capture to TB1C Capture to TB1C Capture to TB1C Capture to TB1C	POH/L at rising P1H/L at falling P0H/L at rising P1H/L at falling IP counter is c	edge of TB1IN edge of TA3OU edge of TA3OU	 INT5 occur edge of TE INT5 occur INT5 occur edge of TE 	s1IN0			
		Software cap <tb10 TB1FF1 con</tb10 	pture CP0I> trol en UC12 value	10 C 11 C 0 1 1 C 1 C 1 C 1 C 1 C 1 C 1 C 1	Capture to TB1C Capture to TB1C Capture to TB1C Capture to TB1C Capture to TB1C Capture to TB1C Undefined	POH/L at rising P1H/L at falling P0H/L at rising P1H/L at falling IP counter is c 1RG1H/L	edge of TB1IN edge of TA3OU edge of TA3OU	 INT5 occur edge of TE INT5 occur INT5 occur edge of TE 	s1IN0			
		Software cap <tb10 TB1FF1 cont Inverted whee</tb10 	pture CP0I> trol en UC12 value	10 C 11 C 0 1 1 C 1 C 1 C 1 C 1 C 1 C 1 C 1	Capture to TB1C Capture to TB1C	POH/L at rising P1H/L at falling P0H/L at rising P1H/L at falling IP counter is c 1RG1H/L	edge of TB1IN edge of TA3OU edge of TA3OU	 INT5 occur edge of TE INT5 occur INT5 occur edge of TE 	s1IN0			
		Software cap <tb10 TB1FF1 cont Inverted whee</tb10 	pture CP0I> trol en UC12 value	10 C 11 C 0 1 1 C 1 C 1 C 1 C 1 C 1 C 1 C 1	Capture to TB1C Capture to TB1C	POH/L at rising P1H/L at falling P0H/L at rising P1H/L at falling IP counter is c 1RG1H/L	edge of TB1IN edge of TA3OU edge of TA3OU	 INT5 occur edge of TE INT5 occur INT5 occur edge of TE 	s1IN0			
		Software cap <tb1c TB1FF1 con Inverted whe <tb1 TB1FF1 con</tb1 </tb1c 	pture CP0I> trol en UC12 value ET1>	10 C 11 C 0	Capture to TB1C Capture to TB1C	POH/L at rising P1H/L at falling P0H/L at rising P1H/L at falling IP counter is c IRG1H/L ion	edge of TB1IN edge of TA3OU edge of TA3OU	 INT5 occur edge of TE INT5 occur INT5 occur edge of TE 	s1IN0			
		Software cap <tb1c TB1FF1 con Inverted whe <tb1 TB1FF1 con</tb1 </tb1c 	pture CP0I> trol ET1> trol en UC12 value	10 C 11 C 0 I 0 I 0 I 0 I 0 I 0 I e is captured i 0 I	Capture to TB1C Capture to TB1C	POH/L at rising P1H/L at falling P0H/L at rising P1H/L at falling P1H/L at falling IP counter is c IRG1H/L ion I/L ion	edge of TB1IN edge of TA3OU edge of TA3OU	 INT5 occur edge of TE INT5 occur INT5 occur edge of TE 	s1IN0			

Note:When controlling capture by using TB1MOD<TB1CPM1:0>, control capture after setting SYSCR2<DRVE> to "0".

Figure 3.8.5 The Registers for TMRB0

			TMR	B0 Flip-Flo	p Control R	egister				
		7	6	5	4	3	2	1	0	
TB0FFCR	Bit symbol	-	-	TB0C1T1	TB0C0T1	TB0E1T1	TB0E0T1	TB0FF0C1	TB0FF0C0	
(1183H)	Read/Write		V*		1	/W	i	W*		
	Reset State	1	1	0	0	0	0	1	1	
A	Function	Always	write "11".		ersion trigger			Control TB0	FF0	
read-modify				0: Disable tr			$(\cap$	00: Invert		
-write				1: Enable tri	1	L		01: Set 10: Clear		
operation cannot be					Invert when the UC value		Invert when	11: Don't ca	re	
performed					is loaded into			* Always rea		
ponomica					TB0CP0H/L		value in	,		
						TBORG1H/L.				
			lop control (T FFC1:0>	B0FF0) 00 01 10 11	Invert Set to "11" Clear to "00" Don't care			50	>	
				lue matches th	ne value in TB Disable invers		\mathcal{S}			
		TB0FF0 co Inverted wh		ue matches the	Enable invers e value in TB0 Disable invers	RG1H/L				
		<tbc< td=""><td>)E1T1>(</td><td></td><td></td><td></td></tbc<>)E1T1>(
		TB0FF0 co		ue is captured	Enable invers	\rightarrow				
		TRO	COT1>		Disable inver					
				1	Enable invers	ion				
		TB0FF0 cor Inverted wh		ue is captured i	into TB0CP1H	I/L				
		<тво	C1T1>	0	Disable invers					
			Figure	3.8.6 The						

			TMR	B1 Flip-Flo	p Control R	egister				
		7	6	5	4	3	2	1	0	
TB1FFCR	Bit symbol	TB1FF1C1	TB1FF1C0	TB1C1T1	TB1C0T1	TB1E1T1	TB1E0T1	TB1FFC1	TB1FFC0	
(1193H)	Read/Write	W	/*		R	/W	i	W	/*	
	Reset State	1	1	0	0	0	0	1	1	
А	Function	TB1FF1 con	trol		ersion trigger		\sim	Control TB1F	F0	
read-modify		00: Invert 01: Set		0: Disable trigger 1: Enable trigger Invert when Invert when Invert when Invert when				00: Invert 01: Set		
-write operation		10: Clear						10: Clear		
cannot be		11: Don't car	e		the UC value			1)	e	
performed.		* Always rea	d as "11".		is loaded into			* Always rea	d as 11.	
					TB1CP0H/L		value in			
						TB1RG1H/L.	TB1RG0H/L.			
		Timer flip-fl	op control(TB	00	Invert				>	
		<tb1f< td=""><td>FC1:0></td><td></td><td>Set to "11"</td><td>77~~</td><td></td><td>\sim</td><td></td></tb1f<>	FC1:0>		Set to "11"	77~~		\sim		
					Clear to "00"	$\bigcirc)$	$ \rightarrow ($			
				11	Don't care			GO		
		TB1FF0 control Inverted when UC12 value matches the value in TB1RG0H/L								
		<tb1< td=""><td>E0T1></td><td>0</td><td>Disable invers</td><td>1.0</td><td>(\mathcal{A})</td><td></td><td></td></tb1<>	E0T1>	0	Disable invers	1.0	(\mathcal{A})			
		TB1FF0 cor		e matches the	e value in TB1					
			$\left(\right)$		Disable inver					
		<181	E1T1>)) 1	Enable invers	ion				
		TB1FF0 cor								
		Inverted wh	en UC12 valu		into TB1CP0H					
		<tb1< td=""><td>C0T1></td><td>0</td><td>Disable invers</td><td></td><td></td><td></td><td></td></tb1<>	C0T1>	0	Disable invers					
			<u> </u>			NULL				
		TB1FF0 con		e is captured i	into TB1CP1F	I/L				
	\sim		C1T1>	0	Disable invers	sion				
~				1	Enable invers	ion				
		TB1FF1 cor	itrol							
$\langle \overline{\langle} \rangle$			$2 \bigvee$	00	Invert value o	f TB1FF1				
	\geq	<tb1f< td=""><td>=1C1:0></td><td>01</td><td>Set TB1FF1 t</td><td>o "1"</td><td></td><td></td><td></td></tb1f<>	=1C1:0>	01	Set TB1FF1 t	o "1"				
	\searrow				Set TB1FF1 t	:0 "0"				
				11	Don't care					

TMRB1 Flip-Flop Control Register

Figure 3.8.7 The Registers for TMRB

t Symbol ead/Write	7	6	F							
			5	4	3	2	1	0		
ood/Write				-	-			•		
eau/write				V	V					
eset State				Unde	fined	~				
t Symbol				-	-					
ead/Write				V	V		$\langle \rangle$			
eset State				Unde	fined		$\left(\left(\right) \right)$			
t Symbol				-	-	6				
ead/Write				V	V A		$\langle \uparrow \rangle$			
eset State				Unde	fined		\mathcal{I}			
t Symbol				-	-	()				
ead/Write	w									
eset State	Undefined									
t Symbol				-	- 21	\searrow	7			
ead/Write				V	V					
eset State				Unde	fined 🔨	~	\bigcirc	\searrow		
t Symbol					$\langle \cup \rangle$	\Diamond		$\langle \rangle$		
ead/Write				(X V		19	\mathcal{I}		
eset State				Unde	fined	G	7			
t Symbol					\sim	C	$\langle \rangle$			
ead/Write					V		\mathcal{D}			
eset State			_	Unde	fined					
t Symbol			20				/			
ead/Write				V	v//					
eset State				V Unde	fined					
	Symbol ad/Write set State Symbol ad/Write set State Symbol ad/Write set State Symbol ad/Write set State Symbol ad/Write set State Symbol ad/Write set State Symbol ad/Write set State Symbol ad/Write	Symbol ad/Write set State Symbol ad/Write set State Symbol ad/Write set State Symbol ad/Write set State Symbol ad/Write set State Symbol ad/Write set State Symbol ad/Write set State Symbol ad/Write set State	Symbol ad/Write set State Symbol ad/Write set State Symbol ad/Write set State Symbol ad/Write set State Symbol ad/Write set State Symbol ad/Write set State Symbol ad/Write set State Symbol ad/Write set State	Symbol ad/Write set State Symbol ad/Write set State Symbol ad/Write set State Symbol ad/Write set State Symbol ad/Write set State Symbol ad/Write set State	Symbol - ad/Write V set State Unde Symbol - ad/Write V set State Unde	Symbol - ad/Write W set State Undefined Symbol - ad/Write W set State Undefined	Symbol - ad/Write W set State Undefined Symbol - ad/Write W set State Undefined	Symbol - ad/Write W set State Undefined Symbol - ad/Write W set State Undefined		

Note: A read-modify-write operation cannot be performed.

Figure 3.8.8 The Registers for TMRB

				Cap	ture regist	er			
		7	6	5	4	3	2	1	0
TB0CP0L	bit Symbol				-	=			
(118CH)	Read/Write				I	२			
	Reset State				Unde	efined			
TB0CP0H	bit Symbol				-	-			
(118DH)	Read/Write				I	२		$\langle \rangle$	
	Reset State				Unde	efined		$\left(\left(\right) \right)$	
TB0CP1L	bit Symbol				-	_	6		
(118EH)	Read/Write				I	र /		$\langle \langle \rangle$	
	Reset State				Unde	efined	Y) //	\mathcal{I}	
TB0CP1H	bit Symbol				-	-	(\land)		
(118FH)	Read/Write				I	२	$\langle \bigcirc \rangle$	7	
	Reset State				Unde	efined		/	
TB1CP0L	bit Symbol				-	- 21	\searrow	7	
(119CH)	Read/Write				١	V			
	Reset State				Unde	efined 🔨	~	\bigcirc	\searrow
TB1CP0H	bit Symbol				($\overline{\mathbb{C}}$	\Diamond		$\langle \rangle$
(119DH)	Read/Write				(0	र		19	\bigcirc
	Reset State				Unde	fined	6		<u> </u>
TB1CP1L	bit Symbol				$\langle \langle \rangle$	\rightarrow	C	$\langle \rangle$	
(119EH)	Read/Write					र		\mathcal{O}	
	Reset State				Unde	efined	$(// \leq$		
TB1CP1H	bit Symbol			20				/	
(119FH)	Read/Write			$\langle \langle \rangle$		२//			
	Reset State				Unde	efined))		

Note: A read-modify-write operation cannot be performed.

Figure 3.8.9 The Registers for TMRB

3.8.4 Operation in Each Mode

(1) 16-bit interval timer mode

Generating interrupts at fixed intervals in this example, the interval time is set the timer register TB1RG1H/L to generate the interrupt INTTB11.

Stop TMRB1.

Start TMRB1.

```
5
                               З
                                   2
                                      1 0
                     6
                            4
                 7
TB1RUN
                     0
                        Х
                            Х
                                   0
                                       Х
                                          0
                 0
INTETB1
                 Х
                     1
                        0
                            0
                               Х
                                   0
                                       0
                                          0
TB1FFCR
                        0
                            0
                                0
                                   0
                                       1
                                          1
TB1MOD
                            0
                                0
                                   1
                                 10.11
TB1RG1H/L
TB1RUN
                 0
                     0
                                      Х
                                          1
                            Х
                                   1
                        Х
X: Don't care, -: No change
```

Enable INTTB11 and set interrupt level 4. Disable INTTB10. Disable the trigger.

Select internal clock for input and disable the capture function.

Set the interval time (16 bits).

A. Dont care, – No change


(2) 16-bit event counter mode

In 16-bit timer mode as described in above, the timer can be used as an event counter by selecting the external clock (TB1IN0 pin input) as the input clock

Up counter counting up by rising edge of TB1IN0 pin input. And execution software capture and reading capture value enable reading count value.

_		7	6	5	4	3	2	1/	0	
TB1RUN	←	0	0	Х	Х	_	0	X	0	Stop TMRB1.
PDCR	←	Х	Х	Х	Х	_	~	0	7	
PDFC2	←	Х	Х	Х	Х	_	_	0	X	Set PD1 to TB1IN0 input mode.
PDFC	←	Х	Х	Х	Х	F	-	1	\searrow	
INTETB1	←	Х	1	0	0	X	0	0	0	Set INTTB11 to enable (Interrupt level4).
					\square	~	\geq)		Set INTTB10 to disable.
TB1FFCR	←	1	1	0	0	ັ 0<	0	1	1	Set trigger to disable.
TB1MOD	\leftarrow	0	0	1	0	0	/1	0	0	Set input clock to TB1IN0 pin input.
TB1RG1H/L	←	*	*	*	*	*	*	*	*	Cat number of count (16 hits)
		*	(*(*	*)	*	*	*	*	Set number of count. (16 bits)
TB1RUN	4	0	0	X	X	_	1	Х	1	Start TMRB1.
X: Don't care	۱ :– ۲	No c	hang	ge-			$\langle \rangle$			(\mathcal{I})
	\sim	///						\sim	\sim	

Note: When used as an event counter, set the prescaler to "RUN" (TB1RUN<TB1PRUN> = "1").



(3) 16-bit programmable pulse generation (PPG) output mode

Square wave pulses can be generated at any frequency and duty ratio. The output pulse may be either low active or high active.

The PPG mode is obtained by inversion of the timer flip-flop TB1FF0 that is enabled by the match of the up counter UC12 with timer register TB1RG0H/L or TB1RG1H/L and is output to TB1OUT0. In this mode the following conditions must be satisfied.

(Value set in TB1RG0H/L) < (Value set in TB1RG1H/L)






Figure 3.8.10 Programmable Pulse Generation (PPG) Output Waveforms

When the TB1RG0H/L double buffer is enabled in this mode, the value of register buffer 12 will be shifted into TB1RG0H/L at match with TB1RG1H/L. This feature facilitates the handling of low duty waves.





The following block diagram illustrates this mode.

(4) Capture function examples


Used capture function, they can be applicable in many ways, for example:


- 1. One-shot pulse output from external trigger pulse
- 2. Frequency measurement
- 3. Pulse width measurement
- 4. Measurement of difference time
 - 1. One-shot pulse output from external trigger pulse

Set the up counter UC12 in free-running mode with the internal input clock, input the external trigger pulse from TB1IN0 pin, and load the value of up counter into capture register TB1CP0H/L at the rise edge of external trigger pulse.

When the interrupt INT5 is generated at the rise edge of external trigger pulse, set the TB1CP0H/L value (c) plus a delay time (d) to TB1RG0H/L (= c + d), and set the above set value (c + d) plus a one-shot width (p) to TB1RG1H/L (= c + d + p). And, set "11" to timer flip-flop control register TB1FFCR<TB1E1T1, TB1E0T1>. Set to trigger enable for be inverted timer flip-flop TB1FF0 by UC0 matching with TB1RG0H/L and with TB1RG1H/L. When interrupt INTTB11 occurs, this inversion will be disabled after one-shot pulse is output.

The (c), (d), and (p) correspond to c, d, and p in Figure 3.8.13.






```
* Clock state
                        System clock:
                                             High frequency (fc)
                       High speed clock gear: 1/1 (fc)
Setting in Main

    Set free running.

                                                 Count using \phiT1.
TB1MOD
                              0
                                0 1
               X X 1
                                                 Load into TB1CP0 by rising edge of TB1IN0 pin input.
TB1FFCR
                  Х
                     0
                        0
                           0
                              0
                                    0
                                                 Clear TB1FF0 to "0".
                                                 Disable inversion of TB1FF0.
PDCR
               X X X -
                          1
                                 Х –
PDFC
            ← X X X − 1 − − −
                                                  Set PD3 to function as the TB1OUT0 pin.
PDFC2
            ← X X X – 0 – – X
INTE45
               X 1 0 0 X
                                                 Enable INT5. Disable INTTB10 and INTTB11.
               X 0 0 0 X 0 0 0
INTETB1
                                                 Start TMRB1.
                  0 X X - 1 X 1
TB1RUN
Setting in INT5
TB1RG0H/L
           ←
               TB1CP0H/L + 3 ms/\overline{T1
TB1RG1H/L
           ← TB1RG0H/L + 2 ms/\otheraptrix
TB1FFCR
            \leftarrow X X
                                                 Enable inversion of TB1FF0 when match with
                                                 TB1RG0H/L or TB1RG1H/L.
                                                 Set INTTB11 to enable.
INTETB1
               X 1 0 0
Setting in INTTB11
TB1FFCR
               Х
                                                 Disable inversion of TB1FF0 when match with
                                                 TB1RG0H/L or TB1RG1H/L.
                                                 Disable INTTB11.
INTETB1
               XO
                     0
X : Don't care, No change
```

When delay time is unnecessary, invert timer flip-flop TB1FF0 when up counter value is loaded into capture register (TB1CP0H/L), and set the TB1CP0H/L value (c) plus the one-shot pulse width (p) to TB0RG1H/L when the interrupt INT5 occurs. The TB1FF0 inversion should be enable when the up counter (UC12) value matches TB1RG1H/L, and disabled when generating the interrupt INTTB11.






2. Frequency measurement

The frequency of the external clock can be measured in this mode. Frequency is measured by the 8-bit timers TMRA23 and the 16-bit timer/event counter.

TMRA23 is used to setting of measurement time by inversion TA3FF.

Counter clock in TMRB1 select TB1IN0 pin input, and count by external clock input. Set to TB1MOD<TB1CPMI:0> = "11". The value of the up counter (UC12) is loaded into the capture register TB1CP0H/L at the rise edge of the timer flip-flop TA3FF of 8-bit timers (TMRA23), and into TB0CP1H/L at its fall edge.

The frequency is calculated by difference between the loaded values in TB1CP0H/L and TB1CP1H/L when the interrupt (INTTA2 or INTTA3) is generates by either 8-bit timer.



For example, if the value for the level 1 width of TA3FF of the 8-bit timer is set to 0.5 s and the difference between the values in TB1CP0H/L and TB1CP1H/L is 100, the frequency is $100 \div 0.5 \text{ s} = 200 \text{ Hz}.$

3. Pulse width measurement

This mode allows measuring the high level width of an external pulse. While keeping the 16-bit timer/event counter counting (Free running) with the prescaler output clock input, external pulse is input through the TB1IN0 pin. Then the capture function is used to load the UC12 values into TB1CP0H/L and TB1CP1H/L at the rising edge and falling edge of the external trigger pulse respectively. The interrupt INT5 occurs at the falling edge of TB1IN0.

The pulse width is obtained from the difference between the values of TB1CP0H/L and TB1CP1H/L and the internal clock cycle.

For example, if the prescaler output clock is 0.8 μ s and the difference between TB1CP0H/L and TB1CP1H/L is 100, the pulse width will be $100 \times 0.8 \ \mu$ s = 80 μ s.

Additionally, the pulse width that is over the UC12 maximum count time specified by the clock source can be measured by changing software.




Figure 3,8.16 Pulse Width Measurement

Note: Pulse Width measure by setting "10" to TB1MOD<TB1CPM1:0>. The external interrupt INT5 is generated in timing of falling edge of TB1IN0 input. In other modes, it is generated in timing of rising edge of TB1IN0 input.

The width of low level can be measured from the difference between the first C2 and the second C1 at the second INT5 interrupt.


4. Measurement of difference time

This mode is used to measure the difference in time between the rising edges of external pulses input through TB1IN0 and TB1IN1.

Keep the 16-bit timer/event counter (TMRB1) counting (Free running) with the prescaler output clock, and load the UC12 value into TB1CP0H/L at the rising edge of the input pulse to TB1IN0. Then the interrupt INT5 is generated.

Similarly, the UC12 value is loaded into TB1CP1H/L at the rising edge of the input pulse to TB1IN1, generating the interrupt INT6.

The time difference between these pulses can be obtained by multiplying the value subtracted TB1CP0H/L from TB1CP1H/L and the internal clock cycle together at which loading the UC12 value into TB1CP0H/L and TB1CP1H/L has been done.



3.9 Serial Channels

The TMP92CY23/CD23A includes 3 serial I/O channels. Each channel is called SIO0, SIO1 and SIO2. For each channel either UART mode (asynchronous transmission) or I/O interface mode (synchronous transmission) can be selected.

I/O interface mode ———	Mode 0:	For transmitting and receiving I/O data using the					
		synchronizing signal SCLK for extending I/O.					
UART mode	Mode 1:	7-bit data					
	Mode 2:	8-bit data					
	Mode 3:	9-bit data (VV)					

In mode 1 and mode 2 a parity bit can be added. Mode 3 has a wakeup function for making the master controller start slave controllers via a serial link (a multi controller system).

Figure 3.9.2, Figure 3.9.3 and Figure 3.9.4 are block diagrams for each channel.

Each channel can be used independently.

Each channel operates in the same function except for the following points; hence only the operation of channel 0 is explained below.

	Channel 0	Channel 1	Channel 2
Pin name	TXD0 (PF0)	TXD1 (PF3)	TXD2 (PD2)
	RXD0 (PF1)	RXD1 (PF4)	RXD2 (PD3)
	CTS0 /SCLK0 (PF2)	CTS1/SCLK1 (PF5)	CTS2 /SCLK2 (PD4
IrDA mode	Yes	Yes	Yes

Table 3.9.1	Differences	between	Channels	0 to	(1//	/

Mode 0 (I/O interface mode) Bit0 1 2 3 4 5 6 7 Transfer direction Mode 1 (7-bit UART mode) Bit0 No parity Start 3 4 5 6 Stop 1 2 Parity Bit0 Parity Stop Start 3 4 5 6 1 2 Mode 2 (8-bit UART mode) No parity Stop Bit0 3 4 5 6 Start / 2 7 1 Parity Bit0 2 3 4 5 6 Parity Stop Start 1 7 Mode 3 (9-bit UART mode) • Bit0 Start 3 5 6 8 Stop 2 7 Start Bit0 1 2 3 4 5 6 ŕ Bit8 Stop Wakeup When bit8 = "1", Address (Select code) is denoted. When bit8 = "0", Data is denoted. Figure 3.9.1 Data Formats

3.9.1 Block Diagrams




Figure 3.9.2 Block Diagram of Serial Channel 0





Figure 3.9.3 Block Diagram of Serial Channel 1



3.9.2 Operation for Each Circuit

(1) Prescaler

There is a 6-bit prescaler for generating a clock to SIO0.

The prescaler can be run only case of selecting the baud rate generator as the serial transfer clock. $\hfill \land$

Table 3.9.2 shows prescaler clock resolution into the baud rate generator.

Table 3.9.2	Prescaler Clo	ock Resolution	to Baud Rate	÷Ģ	Senera	ator

System clock	Clock Gear SYSCR1	_			esolution BR0CK1:0>	\mathcal{D}	
SYSCR1 <sysck></sysck>	<gear2:0></gear2:0>		φTO	φT2(1/4)	ф Т 8(1/16)	φT32(1/64)	
1(fs)	-		fs/4	fs/16	fs/64	fs/256	
	000(1/1)		fc/4	fc/16	fc/64	fc/256	\searrow
	001(1/2)	1/4	fc/8	fc/32	fc/128	fc/512	
0 (fc)	010(1/4)	1/4	fc/16	fc/64	fc/256	fc/1024	\sim
	011(1/8)		fc/32	fc/128	fc/512	fc/2048	
	100(1/16)		fc/64	fc/256	fc/1024	fc/4096	/

The baud rate generator selects between 4 clock inputs: $\phi T0, \ \phi T2, \ \phi T8, \ and \ \phi T32$ among the prescaler outputs.

(2) Baud rate generator

The baud rate generator is a circuit, which generates transmission and receiving clocks that determine the transfer rate of the serial channels.

The input clock to the baud rate generator, $\phi T0$, $\phi T2$, $\phi T8$ or $\phi T32$, is generated by the 6-bit SIO prescaler which is shared by the timers. One of these input clocks is selected using the BR0CR<BR0CK1:0> field in the baud rate generator control register.

The baud rate generator includes a frequency divider, which divides the frequency by 1 or N + (16 - K)/16 or 16 values, thereby determining the transfer rate.

The transfer rate is determined by the settings of BR0CR<BR0ADDE, BR0S3:0> and BR0ADD<BR0K3:0>.

- In UART mode
- (1) When BR0CR<BR0ADDE> = "0"

The settings BR0ADD<BR0K3:0> are ignored. The baud rate generator divides the selected prescaler clock by N, which is set in BR0CK<BR0S3:0>. (N = 1, 2, 3 ...16)

(2) When BR0CR<BR0ADDE> = "1"

The N + (16 - K)/16 division function is enabled. The baud rate generator divides the selected prescaler clock by N + (16 - K)/16 using the value of N set in BR0CR<BR0S3:0> (N = 2, 3...15) and the value of K set in BR0ADD<BR0K3:0> (K = 1, 2, 3...15)

Note: If N = 1 or N = 16, the N + (16 - K)/16 division function is disabled. Set BR0CR<BR0ADDE> to "0".

• In I/O interface mode

The N + (16 – K)/16 division function is not available in I/O interface mode. Clear BR0CR<BR0ADDE> to "0" before dividing by N.

The method for calculating the transfer rate when the baud rate generator is used is explained below.

• In UART mode

- In I/O interface mode
 - Baud rate = $\frac{\text{Input clock of baud rate generator}}{\text{Frequency divider for baud rate generator}} \div 2$

• Integer divider (N divider)

For example, when the source clock frequency (f_C) is 12.288 MHz, the input clock is $\phi T2$ ($f_C/16$), the frequency divider N (BR0CR<BR0S3:0>) = 5, and BR0CR<BR0ADDE> = "0", the baud rate in UART mode is as follows:

* Clock state [High speed Clock gear : 1/1 (fc)

Baud rate =
$$\frac{\text{Input clock of baud rate generator}}{\text{Frequency divider for baud rate generator}}$$
 ÷ 16
= $\frac{\text{fc}/16}{5}$ ÷ 16

 $= 12.288 \times 10^6 \div 16 \div 5 \div 16 = 9600$ (bps)

Note: The N + (16 - K)/16 division function is disabled and setting BR0ADD<BR0K3:0> is invalid.

• N + (16 – K)/16 divider (UART mode only)

Accordingly, when the source clock frequency $(f_C) = 4.8$ MHz, the input clock is $\phi T0$ ($f_C/4$), the frequency divider N (BR0CR<BR0S3:0>) = 3, K (BR0ADD<BR0K3:0>) = 7, and BR0CR<BR0ADDE> = "1", the baud rate in UART mode is as follows:

* Clock state High speed Clock gear : 1/1 (fc)

Baud rate = $\frac{\text{Input clock of baud rate generator}}{\text{Frequency divider for baud rate generator}} \div 16$

$$= \frac{f_{\rm C}/4}{7 + (16 - 3)} \div 16$$

 $= 4.8 \times 10^6 \div 4 \div (7 \div \frac{13}{16}) \div 16 = 9600 \text{ (bps)}$

Table 3.9.3 show examples of UART mode transfer rates.

Additionally, the external clock input is available in the serial clock. (Serial channels 0, 1 and 2). The method for calculating the baud rate is explained below:

In UART mode

Baud rate = external clock input frequency \div 16

It is necessary to satisfy (External clock input cycle) $\ge 4/f_{C}$

• In I/O interface mode

Baud rate = external clock input frequency

It is necessary to satisfy (External clock input cycle) $\ge 16/f_{C}$

	N			1	
	Input Clock	φ Τ0	φT2	φ Τ8	φT32
f _C [MHz]	Frequency Divider	(f _C /4)	(f _C /16)	(f _C /64)	(f _C /256)
9.8304	2	76.800	19.200	4.800	1.200
\uparrow	4	38.400	9.600	2.400	0.600
\uparrow	8	19.200	4.800	1.200	0.300
↑	10	9.600	2,400	0.600	0.150
12.2880	5	38.400	9.600	2,400	0.600
\uparrow	А	19.200	4.800	1.200	0.300
14.7456	2	115.200	28.800	7.200	1.800
↑	3	76.800	19.200	4.800	1.200
\uparrow	6	38.400 🗸	9.600	2.400	0.600
\uparrow	С	19.200	4.800	1.200	0.300
19.6608	1	307.200	76.800	19.200	4.800
\uparrow	2	153.600	38.400	9.600	2.400
\uparrow	4	76.800	19.200	4.800	1.200
\uparrow	8	38.400	9.600	2.400	0.600
\uparrow	10 <	19.200	4.800	1.200	0.300
22.1184	3	115.200	28.800	7.200	1.800
24.5760	1	384.000	96.000	24.000	6.000
\uparrow	2	192.000	48.000	12.000	3.000
\uparrow	4	96.000	24.000	6.000	1.500
\uparrow	5	76.800	19.200	4.800	1.200
$\boldsymbol{\uparrow}$	8 (())	48.000	12,000	3.000	0.750
\uparrow	A	38.400	9.600	2.400	0.600
\uparrow	(10	24.000	6.000	1.500	0.375

Table 3.9.3 Selection of Transfer Rate

(when baud rate generator is used and BR0CR<BR0ADDE> = "0")

Unit (Kbps)

Note1: Transfer rates in I/O interface mode are eight times faster than the values given above.

In UART mode, TMRA match detect signal (TA0TRG) can be used for serial transfer clock.

Method for calculating the timer output frequency which is needed when outputting trigger of timer

TA0TRG frequency = $Baud rate \times 16$

Note2: The TMRA0 match detect signal cannot be used as the transfer clock in I/O Interface mode.

- (3) Serial clock generation circuit
 - This circuit generates the basic clock for transmitting and receiving data.
 - In I/O interface mode

In SCLK output mode with the setting SCOCR < IOC > = "0", the basic clock is generated by dividing the output of the baud rate generator by 2, as described previously.

In SCLK input mode with the setting SCOCR<IOC> = "1", the rising edge or falling edge will be detected according to the setting of the SCOCR<SCLKS> register to generate the basic clock.

• In UART mode

The SC0MOD0<SC1:0> setting determines whether the baud rate generator clock, the internal clock fsys, the match detect signal from TMRA0 or the external clock (SCLK0) is used to generate the basic clock SIOCLK.

(4) Receiving counter

The receiving counter is a 4-bit binary counter used in UART mode, which counts up the pulses of the SIOCLK clock. It takes 16 SIOCLK pulses to receive 1 bit of data; each data bit is sampled three times on the 7th, 8th and 9th clock cycles.

The value of the data bit is determined from these three samples using the majority rule.

For example, if the data bit is sampled respectively as "1", "0" and "1" on 7th, 8th and 9th clock cycles, the received data bit is taken to be "1". A data bit sampled as "0", "0" and "1" is taken to be "0".

(5) Receiving control

• In I/O interface mode

In SCLK output mode with the setting SCOCR<IOC> = "0", the RXD0 signal is sampled on the rising edge or falling of the shift clock which is output on the SCLK0 pin, according to the SCOCR<SCLKS> setting.

In SCLK input mode with the setting SCOCR<IOC> = "1", the RXD0 signal is sampled on the rising or falling edge of the SCLK0 input, according to the SCOCR<SCLKS> setting.

• In UART mode

The receiving control block has a circuit, which detects a start bit using the majority rule. Received bits are sampled three times; when two or more out of three samples are "0", the bit is recognized as the start bit and the receiving operation commences.

The values of the data bits that are received are also determined using the majority rule.

(6) The receiving buffers

To prevent overrun errors, the receiving buffers are arranged in a double buffer structure.

Received data is stored one bit at a time in receiving buffer 1 (which is a shift register). When 7 or 8 bits of data have been stored in receiving buffer 1, the stored data is transferred to receiving buffer 2 (SC0BUF); this causes an INTRX0 interrupt to be generated. The CPU only reads receiving buffer 2 (SC0BUF). Even before the CPU reads receiving buffer 2 (SC0BUF), the received data can be stored in receiving buffer 1. However, unless receiving buffer 2 (SC0BUF) is read before all bits of the next data are received by receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of receiving buffer 1 will be lost, although the contents of receiving buffer 2 and SC0CR<RB8> will be preserved.

SC0CR<RB8> is used to store either the parity bit – added in 8-bit UART mode – or the most significant bit (MSB) – in 9-bit UART mode.

In 9-bit UART mode the wakeup function for the slave controller is enabled by setting SC0MOD0<WU> to "1"; in this mode INTRX0 interrupts occur only when the value of SC0CR<RB8> is "1".

SIO interrupt mode is selectable by the register SIMC.

(7) Transmission counter

The transmission counter is a 4-bit binary counter used in UART mode and which, like the receiving counter, counts the SIOCLK clock pulses; a TXDCLK pulse is generated every 16 SIOCLK clock pulses.

Figure 3.9.5 Generation of the Transmission Clock

(8) Transmission controller

• In I/O interface mode

In SCLK output mode with the setting SC0CR<IOC> = "0", the data in the transmission buffer is output one bit at a time to the TXD0 pin on the rising or falling edge of the shift clock which is output on the SCLK0 pin, according to the SC0CR<SCLKS> setting.

In SCLK input mode with the setting SCOCR < IOC > = "1", the data in the transmission buffer is output one bit at a time on the TXD0 pin on the rising or falling edge of the SCLK0 input, according to the SCOCR <SCLKS> setting.

• In UART mode


When transmission data sent from the CPU is written to the transmission buffer, transmission starts on the rising edge of the next TXDCLK.

Handshake function

Use of $\overline{\text{CTS}}$ pin allows data to be sent in units of one frame; thus, overrun errors can be avoided. The handshake function is enabled or disabled by the SCOMOD<CTSE> setting.

When the $\overline{\text{CTS0}}$ pin goes high on completion of the current data send, data transmission is halted until the $\overline{\text{CTS0}}$ pin goes low again. However, the INTTX0 interrupt is generated, and it requests the next data send from the CPU. The next data is written in the transmission buffer and data sending is halted.

Though there is no $\overline{\text{RTS}}$ pin, a handshake function can be easily configured by setting any port assigned to be the $\overline{\text{RTS}}$ function. The $\overline{\text{RTS}}$ should be output "high" to request send data halt after data receive is completed by software in the RXD interrupt routine.



(9) Transmission buffer

The transmission buffer (SC0BUF) shifts out and sends the transmission data written from the CPU in order from the least significant bit (LSB). When all the bits are shifted out, the transmission buffer becomes empty and generates an INTTX0 interrupt.

(10) Parity control circuit

When SCOCR<PE> in the serial channel control register is set to "1", it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART mode or 8-bit UART mode. The SCOCR<EVEN> field in the serial channel control register allows either even or odd parity to be selected.

In the case of transmission, parity is automatically generated when data is written to the transmission buffer SCOBUF. The data is transmitted after the parity bit has been stored in SCOBUF<TB7> in 7-bit UART mode or in SCOMODO<TB8> in 8-bit UART mode. SCOCR<PE> and SCOCR<EVEN> must be set before the transmission data is written to the transmission buffer.

In the case of receiving, data is shifted into receiving buffer 1, and the parity is added after the data has been transferred to receiving buffer 2 (SCOBUF), and then compared with SCOBUF<RB7> in 7-bit UART mode or with SCOCR<RB8> in 8-bit UART mode. If they are not equal, a parity error is generated and the SCOCR<PERR> flag is set.

(11) Error flags

Three error flags are provided to increase the reliability of data reception.

1. Overrun error <OERR>

If all the bits of the next data item have been received in receiving buffer 1 while valid data still remains stored in receiving buffer 2 (SC0BUF), an overrun error is generated.

The below is a recommended flow when the overrun-error is generated.

- (INTRX interrupt routine)
- 1) Read receiving buffer
- 2) Read error flag
- 3) If <OERR> = "1"

then

- a) Set to disable receiving (Write "0" to SC0MOD0<RXE>)
- b) Wait to terminate current frame
- c) Read receiving buffer
- d) Read error flag
- e) Set to enable receiving (Write "1" to SC0MOD0<RXE>)
- f) Request to transmit again
- 4) Other

2. Parity error <PERR>

The parity generated for the data shifted into receiving buffer 2 (SC0BUF) is compared with the parity bit received via the RXD pin. If they are not equal, a parity error is generated.

3. Framing error <FERR>

The stop bit for the received data is sampled three times around the center. If the majority of the samples are "0", a framing error is generated.

- (12) Timing generation
 - 1. In UART mode
 - Receiving

Mode	9 Bits (Note)	8 Bits + Parity (Note)	8 Bits, 7 Bits + Parity, 7 Bits
Interrupt Timing	Center of last bit (bit8)	Center of last bit (parity bit)	Center of stop bit
Framing Error Timing	Center of stop bit	Center of stop bit	Center of stop bit
Parity Error Timing	- ((Center of last bit (parity bit)	Center of stop bit
Overrun Error Timing	Center of last bit (bit8)	Center of last bit (parity bit)	Center of stop bit

Note1: In 9-bit and 8-bit parity modes, interrupts coincide with the ninth bit pulse.

Thus, when servicing the interrupt, it is necessary to wait for a 1-bit period (to allow the stop bit to be transferred) to allow checking for a framing error.

Transmitting	(())		
Mode	9 Bits	8 Bits + Parity	8 Bits, 7 Bits + Parity, 7 Bits
Interrupt Timing	Just before stop bit is transmitted	Just before stop bit is transmitted	Just before stop bit is transmitted

2. I/O interface

12		×7 / / /
Transmission	SCLK output mode	Immediately after last bit data. (See Figure 3.9.25.)
Interrupt Timing	SCLK input mode	Immediately after rise of last SCLK signal rising mode, or immediately after fall in falling mode. (See Figure 3.9.26.)
Receiving	SCLK output mode	Timing used to transfer received to data receive buffer 2 (SC0BUF) (e.g. immediately after last SCLK). (See Figure 3.9.27.)
Interrupt Timing	SCLK input mode	Timing used to transfer received data to receive buffer 2 (SC0BUF) (e.g. immediately after last SCLK). (See Figure 3.9.28.)
	\sim	

3.9.3 SFR









Figure 3.9.8 Serial Mode Control Register (for SIO0)














Figure 3.9.14 Baud Rate Generator Control (for SIO0)




Figure 3.9.15 Baud Rate Generator Control (for SIO1)






Figure 3.9.16 Baud Rate Generator Control (for SIO2)






3.9.4 Operation in Each Mode

(1) Mode 0 (I/O interface mode)

This mode allows an increase in the number of I/O pins available for transmitting data to or receiving data from an external shift register.

This mode includes the SCLK output mode to output synchronous clock SCLK and SCLK input mode to input external synchronous clock SCLK.



1. Transmission

In SCLK output mode 8-bit data and a synchronous clock are output on the TXD0 and SCLK0 pins respectively each time the CPU writes data to the transmission buffer. When all data is output, INTESO<ITX0C> will be set to generate the INTTX0 interrupt.






Figure 3.9.26 Transmitting Operation in I/O Interface Mode (SCLK0 input mode)

2. Receiving

In SCLK output mode the synchronous clock is output on the SCLK0 pin and the data is shifted to receiving buffer 1. This is initiated when the receive interrupt flag INTESO<IRX0C> is cleared as the received data is read. When 8-bit data is received, the data is transferred to receiving buffer 2 (SC0BUF) following the timing shown below and INTESO<IRX0C> is set to "1" again, causing an INTRX0 interrupt to be generated.

Setting SC0MOD0<RXE> to "1" initiates SCLK0 output.





In SCLK input mode the data is shifted to receiving buffer 1 when the SCLK input goes active. The SCLK input goes active when the receive interrupt flag INTESO<IRXOC> is cleared as the received data is read. When 8-bit data is received, the data is shifted to receiving buffer 2 (SCOBUF) following the timing shown below and INTESO<IRXOC> is set to "1" again, causing an INTRXO interrupt to be generated.




Figure 3.9.28 Receiving Operation in I/O Interface Mode (SCLK0 input mode)

Note: The system must be put in the receive-enable state (SC0MOD0<RXE> = "1") before data can be received.

3. Transmission and receiving (Full duplex mode)

When full duplex mode is used, set the receive interrupt level to 0, and only set the interrupt level (from 1 to 6) of the the transmig interrupt. Ensure that the program which transmits the interrupt reads the receiving buffer before setting the next transmit data.

The following is an example of this:

Example:	C	ha	nne	e^{10}	, SC	CLF	ζ οι	ıtput	
	E	Bau	d ra	ate	= 9	600) bp	\mathbf{s}	
	fe	? =	14.	745	6 N	(H)	7.		$(0/\delta)$
		0					_	tion.	Clock gear 1/1(fc)
Main routing				U.	locr	1 00	nu	101011	Clock geal 1/1410
Main routine	7	c	F	4	3	2	4	0	
INTES0	•	0	-	4 1	-	2		0	Set the INTTX0 level to 1.
INTESU	^	0	0	I	^	0	0	0	Set the INTRX0 level to 0.
PFCR	_	_	_	_	_	1	0	1	Set PF0, PF1 and PF2 to function as the TXD0,
PFFC						1	1	1	RXD0 and SCLK0 pins respectively.
SC0MOD0	0	0	0	0	0	0	0	60	Select I/O interface mode.
	-	-	-	-	-	-		0	
SC0MOD1	1	-	0	0	0	0	0	0	Select full duplex mode.
SC0CR	0	0	0	0	0	0	0	0	Set the SCLK output, transmit on negative edge,
						(\sim	$\langle \rangle$	and receive on positive edge.
BR0CR	0	0	1	1	0 <	~ 0	1	\checkmark	Set to 9600 bps.
SC0MOD0	0	0	1	0	0	0	0	0	Set receive to enable.
SCOBUF	*	*	*	* (*	*	*	*	Set the transmit data and start.
INTTX0 interrupt	routi	ne		6	\mathcal{I}		$\overline{}$		\sim $\langle \vee \rangle$
ACC +	- SC	COB	UF	1(\geq			Read the receiving buffer.
SC0BUF	*	*	*	*	*	*	*	\ast	Set the next transmit data.
X: Don't care, -:	No c	han	ge		\sim				
		(1	Ĭ						
	_		-	-)					\sim

(2) Mode 1 (7-bit UART mode)

7-bit UART mode is selected by setting the serial channel mode register SC0MOD0<SM1:0> field to "01".

In this mode a parity bit can be added. Use of a parity bit is enabled or disabled by the setting of the serial channel control register SCOCR<PE> bit; whether even parity or odd parity will be used is determined by the SCOCR<EVEN> setting when SCOCR<PE> is set to "1" (enabled).

Setting example: When transmitting data of the following format, the control registers should be set as described below.

$\langle \langle \bigcirc \rangle$				1			\bigtriangledown			
/	Star	R	Bit0	X	1	X		3		4 5 6 Even Stop
	~	\leftarrow	Æ	Trar	smi	ssio	n dir	ecti	on (T	ransmission rate: 2400 bps at f _{SYS} = 19.6608 MHz)
		<	\sim	$\overline{\ }$		*C	lock	cor	nditio	n: Clock gear 1/1(fc)
\searrow		7	6	5	74	3	2	1	0	
PFCR	\leftarrow	-	-	-	-	-	-	-	1	Set PF0 to function as the TXD0 pin.
PFFC	\leftarrow	-	-	-	-	-	-	-	1	
SC0MOD0	\leftarrow	Х	0	-	Х	0	1	0	1	Select 7-bit UART mode.
SC0CR	\leftarrow	Х	1	1	Х	Х	Х	0	0	Add even parity.
BR0CR	←	0	0	1	0	1	0	0	0	Set to 2400 bps.
INTES0	←	Х	1	0	0	-	-	-	_	Set INTTX0 interrupt to enable and set to level 4.
SC0BUF	←	*	*	*	*	*	*	*	*	Set the transmit data.
V Deville		N I -								

```
X: Don't care, -: No change
```

(3) Mode 2 (8-bit UART mode)

8-bit UART mode is selected by setting SCOMODO<SM1:0> to "10". In this mode a parity bit can be added (use of a parity bit is enabled or disabled by the setting of SCOCR<PE>); whether even parity or odd parity will be used is determined by the SCOCR<EVEN> setting when SCOCR<PE> is set to "1" (enabled).

Setting example: When receiving data of the following format, the control registers should be set as described below.

					$(\Box \land$
/	Start Bit0	1 2	Хз		$4 \times 5 \times 6 \times 7 \times \frac{0}{\text{parity}} \text{Stop}^{-1}$
		Fransmiss	ion dire	ection (Transmission rate: 9600 bps at $f_{SYS} = 19.6608$ MHz)
					$\langle () \rangle$
Main settings					
	765	4 3	2 1	0	
PFCR	\leftarrow – – –		- 0	-	Set PF1 to function as the RXD0 pin.
PFFC	$\leftarrow \rightarrow$		- 1	_	(0,1)
SC0MOD0	$\leftarrow - 0 1$				Enable receiving in 8-bit UART mode.
SC0CR BR0CR	$\begin{array}{cccc} \leftarrow X & 0 & 1 \\ \leftarrow 0 & 0 & 0 \end{array}$	X X 1 1		0 0	Add odd parity.
INTES0		– X		0	Set to 9600 bps.
Interrupt proc	$ \rightarrow$	- ^	1 0		Set INTTX0 interrupt to enable and set to level 4.
ACC	← SC0CR Al	ND 00011	100	$\overline{}$	
) then ERROR		((A)	Check for errors
ACC	\leftarrow SC0BUF				Read the received data
	-: No change		20		
		6		\geq	
		((
			\bigcirc		
		$(C \leq$			$\langle \rangle$
		\bigcirc)		
	6	\sum_{λ}		4	
	\sim	(5)			
/	$\langle \rangle \rangle$)	~	(()	7/ 🔊
		7	$\langle \rangle$		\bigcirc
	\sim			\sim	
			_		\geq
$\land \land$	*		$\backslash /$		
		<u>_</u>		\supset	
	\mathcal{O}	.(7			
()		90			
	. (\sim	>		
\sim					
\rightarrow		\subseteq			
	4				
\geq		\geq			
\supset		>			


(4) Mode 3 (9-bit UART mode)

9-bit UART mode is selected by setting SC0MOD0<SM1:0> to "11". In this mode parity bit cannot be added.


In the case of transmission the MSB (9th bit) is written to SCOMOD0<TB8>. In the case of receiving it is stored in SCOCR<RB8>. When the buffer is written or read, the <TB8> or <RB8> is read or written first, before the rest of the SCOBUF data.

Wakeup function

In 9-bit UART mode, the wakeup function for slave controllers is enabled by setting SC0MOD0<WU> to "1". The interrupt INTRX0 can only be generated when<RB8> = "1".




Note: The TXD pin of each slave controller must be in open-drain output mode.




Protocol

- 1. Select 9-bit UART mode on the master and slave controllers.
- 2. Set the SC0MOD0<WU> bit on each slave controller to "1" to enable data receiving.
- 3. The master controller transmits data one frame at a time. Each frame includes an 8-bit select code which identifies a slave controller. The MSB (bit8) of the data (<TB8>) is set to "1".




- 4. Each slave controller receives the above frame. Each controller checks the above select code against its own select code. The controller whose code matches clears its <WU> bit to "0".
- 5. The master controller transmits data to the specified slave controller (the controller whose SC0MOD0<WU> bit has been cleared to 0). The MSB (bit8) of the data (<TB8>) is cleared to "0".



6. The other slave controllers (whose <WU> bits remain at "1") ignore the received data because their MSBs (bit8 or <RB8>) are set to "0", disabling INTRX0 interrupts. The slave controller whose <WU> bit = "0" can also transmit to the master controller. In this way it can signal the master controller that the data transmission from the master controller has been completed.


Setting example: To link two slave controllers serially with the master controller using the internal clock fSYS as the transfer clock.



3.9.5 Support for IrDA

SIO0, SIO1 and SIO2 include support for the IrDA 1.0 infrared data communication specification.

Figure 3.9.30 shows the block diagram.



(3) Data format

The data format is fixed as follows:

- Data length: 8 bits
- Parity bits: none
- Stop bits: 1 bit
- (4) SFR

Figure 3.9.33, Figure 3.9.34 and Figure 3.9.35 show the control register SIR0CR, SIR1CR and SIR2CR. Set SIRxCR data while SIOx is stopped. The following example describes how to set this register:

;

;

1) SIO setting

- ; Set the SIO to UART mode
- ↓ 2) LD (SIR0CR), 07H
- 3) LD (SIR0CR), 37H
- ↓
 4) Start transmission and receiving for SIO0
- ; Set the receive data pulse width to 16×+100ns.
 - TXEN, RXEN Enable the transmission and receiving.
- The modem operates as follows: • SIO0 starts transmitting. • IR receiver starts receiving.

- (5) Notes
 - 1. Baud rate for IrDA

When IrDA is operated, set "01" to SC0MOD0<SC1:0> to generate baud rate. Setting other than the above (TA0TRG, f_{IO} and SCLK0 input) cannot be used.

2. The pulse width for transmission

The IrDA 1.0 specification is defined in Table 3.9.4.

Baud Rate	Modulation	Rate Tolerance (% of rate)	Pulse Width (min)	Pulse Width (typ.)	Pulse Width (max)
2.4 kbps	RZI	±0.87	1.41 μs	78.13 μs	88.55 μs
9.6 kbps	RZI	±0.87	1.41 μs	19.53 μs	22.13 μs
19.2 kbps	RZI	±0.87	1.41 μs	9.77 μs	11.07 µs
38.4 kbps	RZI	±0.87	1.41 µs 🗸	4.88 μs	5.96 μs
57.6 kbps	RZI	±0.87	1.41 μs	3.26 μs	4.34 μs
115.2 kbps	RZI	±0.87	1.41 µs	1.63 μs	2.23 μs

Table 3.9.4 Baud Rate and Pulse Width Specifications	S

The pulse width is defined as either baud rate T \times 3/16 or 1.6 µs (1.6 µs is equal to 3/16 pulse width when baud rate is 115.2 Kbps).

The TMP92CY23/CD23A has a function which can select the pulse width of transmission as either 3/16 or 1/16. However, 1/16 pulse width can only be selected when the baud rate is equal to or less than 38.4 Kbps.

For the same reason, the + (16 - K)/16 division function in the baud rate generator of SIO0 cannot be used to generate a 115.2 Kbps baud rate.

The + (16 - K)/16 division function cannot be used also when the baud rate is 38.4 Kbps and the pulse width 1/16.


Table 3.9.5 Baud Rate and Pulse Width for (16 - K)/16 Division Function


Pulse Width						
Puise Width	115.2 Kbps	57.6 Kbps	38.4 Kbps	19.2 Kbps	9.6 Kbps	2.4 Kbps
T × 3/16	×	6		0	0	0
T × 1/16	—	- /	×	0	0	0


 \sim : (16 – K)/16 division function can be used.

 \times : (16 – K)/16 division function cannot be used.

-: 1/16 pulse width cannot be used.







3.10 Serial Bus Interface (SBI)

The TMP92CY23/CD23A has 2-channel serial bus interface which employs a clocked-synchronous 8-bit SIO mode and an I²C bus mode. They are called SBI0 and SBI1. The serial bus interface is connected to an external device through PN1 (SDA0) and PN2 (SCL0), PN4 (SDA1) and PN5 (SCL1) in the I²C bus mode; and through PN0 (SCK0), PN1 (SO0), PN2 (SI0), PN3 (SCK1), PN4 (SO1) and PN5 (SI1) in the clocked-synchronous 8-bit SIO mode.

Each of the channels can be operated independently. Since both SBI0 and SBI1 channels operate in the same manner, a channel explains only the case of SBI0.

 $\left(\right)$

Baon pin is speen	ied as follows: (SBI0)	\sim ((7/ \uparrow)	
	PNCR <pn2c, pn0c="" pn1c,=""></pn2c,>	PNFC <pn2f, pn0f="" pn1e,=""></pn2f,>	
² C Bus Mode	11X		
Clocked Synchronous	011	X11	
B-Bit SIO Mode	010		
Each pin is specif	ied as follows: (SBI1)		
	PNCR <pn5c, pn3c="" pn4c,=""></pn5c,>		
² C Bus Mode	11X	11X	
Clocked Synchronous	011	X11	
	010		
X: Don't care			
	$\langle \langle \rangle \rangle$		
		$\langle \rangle$	
		$\langle $	
		$\langle \rangle$	
		2/	
		\sim	
	$ \leq (\vee /)) $		
$\sim /2$			
SZ.			
S.S.S.			
SX.			

3.10.1 Configuration




Figure 3.10.2 Serial Bus Interface 1 (SBI1)

3.10.2 Serial Bus Interface (SBI) Control


The following registers are used to control the serial bus interface and monitor the operation status.


- Serial bus interface 0 control register 1 (SBI0CR1), (SBI1CR1)
- Serial bus interface 0 control register 2 (SBI0CR2), (SBI1CR2)
- Serial bus interface 0 data buffer register (SBI0DBR), (SBI1DBR)
- I²C bus 0 address register (I2C0AR), (I2C1AR)
- Serial bus interface 0 status register (SBI0SR), (SBI1SR)
- Serial bus interface 0 baud rate register 0 (SBI0BR0), (SBI1BR0)
- Serial bus interface 0 baud rate register 1 (SBI0BR1), (SBI1BR1)

The above registers differ depending on a mode to be used. Refer to section 3.10.4 "I²C Bus Mode Control Register" and 3.10.7 "Clocked-synchronous 8-Bit SIO Mode Control".


3.10.3 The Data Formats in the I²C Bus Mode

The data formats in the I²C bus mode are shown below.







(b) Addressing format (with restart)




(c) Free data format (data transferred from master device to slave device)





3.10.4 I²C Bus Mode Control Register

The following registers are used to control and monitor the operation status when using the serial bus interface (SBI0, SBI1) in the I²C bus mode.




Serial Bus Interface 0 Control Register 1

Note 1: Set the <BC2:0> to "000" before switching to a clocked-synchronous 8-bit SIO mode. Note 2: For the frequency of the SCL pin clock, see 3.10.5 (3) "Serial clock".

Note 3: Initial data of SCK0 is "0", SWRMON is "1".

Note 4: This I²C bus circuit does not support Fast mode, it supports standard mode only. Although the I²C bus circuit itself allows the setting of a baud rate over 100 kbps, the compliance with the I²C specification is not guaranteed in that case.

Figure 3.10.4 Registers for the I²C Bus Mode (SBI0)



Serial Bus Interface 1 Control Register 1


Note 1: Set the <BC2:0> to "000" before switching to a clocked-synchronous 8-bit SIO mode.

Note 2: For the frequency of the SCL pin clock, see 3.10.5 (3) "Serial clock".

Note 3: Initial data of SCK0 is "0", SWRMON is "1".

Note 4: This I²C bus circuit does not support Fast mode, it supports standard mode only. Although the I²C bus circuit itself allows the setting of a baud rate over 100 kbps, the compliance with the I²C specification is not guaranteed in that case.

Figure 3.10.5 Registers for the I²C Bus Mode (SBI1)




Serial Bus Interface 0 Control Register 2

Note 1: Reading this register function as SBI0SR register.

Note 2: Switch a mode to port mode after confirming that the bus is free.

Switch a mode between I²C bus mode and clocked-synchronous 8-bit SIO mode after confirming that input signals via port are high level.

Figure 3.10.6 Registers for the I²C Bus Mode (SBI0)




Serial Bus Interface 1 Control Register 2

Note 1: Reading this register function as SBI1SR register.

Note 2: Switch a mode to port mode after confirming that the bus is free.

Switch a mode between I²C bus mode and clocked-synchronous 8-bit SIO mode after confirming that input signals via port are high level.


Figure 3.10.7 Registers for the I²C Bus Mode (SBI1)



Serial Bus Interface 0 Status Register

Note: Writing in this register functions as SBI0CR2.

Figure 3.10.8 Registers for the I²C Bus Mode (SBI0)



Serial Bus Interface 1 Status Register

Note: Writing in this register functions as SBI1CR2.

Figure 3.10.9 Registers for the I²C Bus Mode (SBI1)

					Dauu Nate	e Register 0			
		7	6	5	4	3	2	1	0
SBI0BR0	Bit symbol	_	I2SBI0						
(1244H)	Read/Write	W	R/W	\sim	\sim	\square	\sim		\sim
A	Reset State	0	0	\square	\sim	\square	\sim		\sim
read-modify-	Function	Always	IDLE2						
write operation		write "0".	0: Stop						
cannot be			1: Run						
performed									
								9	
							n during IDL	E2 mode	
						0 Sto			
							eration		
	< <u> </u>		Serial Bus I	nterface 0	Baud Rate	e Register 1) / (
		7	6	5	4	3	2		0
SBI0BR1	Bit symbol	P4EN	-			$\langle \gamma \rangle$			
(1245H)	Read/Write	N N	N					\sim	
А	Reset State	0	0		$\neg \downarrow$		\sim	NX.	\square
read-modify- write	Function	Internal	Always			\bigcirc		$\left(\mathcal{J} \right)$	
operation		clock	write "0".		$ \leq $				
cannot be		0: Stop				, r	$(C \frown)$	\sim	
performed		1: Run		<			()		
				20	\searrow		e clock cont	rol	
				$\langle \langle \rangle$	> /	0 Sto			
							erate		
						er Register			
		7	6	5	4	3	2	1	0
SBI0DBR	Bit symbol	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
(1241H)	Read/Write			<u>) R</u>	1	W (Transmissio	n)		
	Reset State				Une	lefined			
A read-modify	-					7). Receiving d			
write	Note 2: SE	BIODBR cann	ot be read the	written data. T	herefore a re	ad-modify-write	e operation (e.g., "BIT" inst	ruction) cannot
oporation	ho	/ L. –		$\langle \langle \rangle$	$\langle O \rangle$				
operation	be	performed.							
cannot be		\cdot	SBI0DBR is cl	eared by INT	SBE0 signal.				
		\cdot	SBI0DBR is cl	eared by INTS	SBE0 signal.				
cannot be		\cdot		\leq	2				
cannot be		ritten data in	l ² (C Bus Addr	ess Regist	ter	2		0
cannot be performed	Note 3: W	ritten data in	6	C Bus Addr 5	ess Regist 4	ter 3	2	1	0
cannot be performed	Note 3: W	ritten data in	l ² (C Bus Addr	ess Regist 4 SA3	ter 3 SA2	2 SA1	1 SA0	0 ALS
cannot be performed	Note 3: W Bit symbol Read/Write	ritten data in 7 SA6	1 ² (6 SA5	C Bus Addr 5 SA4	ess Regist 4 SA3	ter 3 SA2 W	SA1	SA0	ALS
cannot be performed I2C0AR (1242H)	Note 3: W Bit symbol Read/Write Reset State	ritten data in 7 SA6 0	6 SA5	C Bus Addr 5 SA4 0	ess Regist 4 SA3 0	ter 3 SA2 W 0	SA1 0	SA0 0	ALS 0
cannot be performed I2C0AR (1242H) A	Note 3: W Bit symbol Read/Write Reset State Function	ritten data in 7 SA6 0	6 SA5	C Bus Addr 5 SA4 0	ess Regist 4 SA3 0	ter 3 SA2 W	SA1 0	SA0 0	ALS 0 Address
cannot be performed I2C0AR (1242H) A read-modify- write	Note 3: W Bit symbol Read/Write Reset State Function	ritten data in 7 SA6 0	6 SA5	C Bus Addr 5 SA4 0	ess Regist 4 SA3 0	ter 3 SA2 W 0	SA1 0	SA0 0	ALS 0 Address recognition
cannot be performed I2C0AR (1242H) A read-modify- write operation	Note 3: W Bit symbol Read/Write Reset State Function	ritten data in 7 SA6 0	6 SA5	C Bus Addr 5 SA4 0	ess Regist 4 SA3 0	ter 3 SA2 W 0	SA1 0	SA0 0	ALS 0 Address recognition mode
cannot be performed I2C0AR (1242H) A read-modify- write operation cannot be	Note 3: W Bit symbol Read/Write Reset State Function	ritten data in 7 SA6 0	6 SA5	C Bus Addr 5 SA4 0	ess Regist 4 SA3 0	ter 3 SA2 W 0	SA1 0	SA0 0	ALS 0 Address recognition
cannot be performed I2C0AR (1242H) A read-modify- write operation	Note 3: W Bit symbol Read/Write Reset State Function	ritten data in 7 SA6 0	6 SA5	C Bus Addr 5 SA4 0	ess Regist 4 SA3 0	ter 3 SA2 W 0	SA1 0	SA0 0	ALS 0 Address recognition mode
cannot be performed I2C0AR (1242H) A read-modify- write operation cannot be	Note 3: W Bit symbol Read/Write Reset State Function	ritten data in 7 SA6 0	6 SA5	C Bus Addr 5 SA4 0	ess Regist 4 SA3 0	ter 3 SA2 W 0 is operating as	O 0 s slave devic	SA0 0	ALS 0 Address recognition mode specification

Figure 3.10.10 Registers for the I²C Bus Mode (SBI0)

1 Non slave address recognition




Figure 3.10.11 Registers for the I²C Bus Mode (SBI1)

- 3.10.5 Control in I²C Bus Mode
 - (1) Acknowledge mode specification

Set the SBI0CR1<ACK> to "1" for operation in the acknowledge mode. The TMP92CY23/CD23A generates an additional clock pulse for an acknowledge signal when operating in master mode. In the transmitter mode during the clock pulse cycle, the SDA0 pin is released in order to receive the acknowledge signal from the receiver. In the receiver mode during the clock pulse cycle, the SDA0 pin is set to the low in order to generate the acknowledge signal.


Clear the <ACK> to "0" for operation in the non-acknowledge mode. The TMP92CY23/CD23A does not generate a clock pulse for the acknowledge signal when operating in the master mode.

(2) Number of transfer bits

Since the SBI0CR1<BC2:0> is cleared to "000" on start up, a slave address and direction bit transmissions are executed in 8 bits. Other than these, the <BC2:0> retains a specified value.

- (3) Serial clock
 - 1. Clock source

The SBI0CR1<SCK2:0> is used to specify the maximum transfer frequency for output on the SCL pin in the master mode. Set the baud rates, which have been calculated according to the formula below, to meet the specifications of the I²C bus, such as the smallest pulse width of t_{LOW} .



Note1: fSBI shows fSYS.

Note2: In a setup of prescaler of SYSCR0, the fc/16 mode cannot be used at the time of SBI circuit use.


Figure 3.10.12 Clock Source

2. Clock synchronization

In the I²C bus mode, in order to wired-AND a bus, a master device which pulls down a clock line to low level, in the first place, invalidate a clock pulse of another master device which generates a high-level clock pulse. The master device with a high-level clock pulse needs to detect the situation and implement the following procedure.

The TMP92CY23/CD23A has a clock synchronization function for normal data transfer even when more than one master exists on the bus.

The example explains the clock synchronization procedures when two masters simultaneously exist on a bus.



As master A pulls down the internal SCL output to the low level at point "a", the SCL line of the bus becomes the low level. After detecting this situation, master B resets a counter of high-level width of an own clock pulse and sets the internal SCL output to the low level.

Master A finishes counting low-level width of an own clock pulse at point "b" and sets the internal SCL output to the high level. Since master B holds the SCL line of the bus at the low level, master A waits for counting high-level width of an own clock pulse. After master B finishes counting low-level width of an own clock pulse at point "c" and master A detects the SCL line of the bus at the high level, and starts counting high level of an own clock pulse. The clock pulse on the bus is determined by the master device with the shortest high-level width and the master device with the longest low-level width from among those master devices connected to the bus.

(4) Slave address and address recognition mode specification

When this device is to be used as a slave device, set the slave address <SA6:0> and <ALS> in I2C0AR.

Clear the <ALS> to "0" for the address recognition mode.

(5) Master/slave selection

Set the SBI0CR2<MST> to "1" for operating the TMP92CY23/CD23A as a master device. Clear the SBI0CR2<MST> to "0" for operation as a slave device. The <MST> is cleared to "0" by the hardware after a stop condition on the bus is detected or arbitration is lost.

(6) Transmitter/receiver selection


Set the SBIOCR2<TRX> to "1" for operating the TMP92CY23/CD23A as a transmitter. Clear the <TRX> to "0" for operation as a receiver. In slave mode, when transfer data in addressing format, when received slave address is same value with setting value to I2C0AR, or GENERAL CALL is received (All 8-bit data are "0" after a start condition), the <TRX> is set to "1" by the hardware if the direction bit (\mathbb{R}/\mathbb{W}) sent from the master device is "1", and <TRX> is cleared to "0" by the hardware if the bit is "0".


In the master mode, after an acknowledge signal is returned from the slave device, the <TRX> is cleared to "0" by the hardware if a transmitted direction bit is "1", and is set to "1" by the hardware if it is "0". When an acknowledge signal is not returned, the current condition is maintained.

The <TRX> is cleared to "0" by the hardware after a stop condition on the bus is detected or arbitration is lost.


(7) Start/stop condition generation

When the SBI0SR<BB> = "0", slave address and direction bit which are set to SBI0DBR is output on the bus after generating a start condition by writing "1111" to the SBI0CR2<MST, TRX, BB, PIN>. It is necessary to set transmitted data to the data buffer register (SBI0DBR) and set "1" to the <ACK> beforehand.





When the SBI0SR<BB> = "1", the sequence for generating a stop condition can be initiated by writing "111" to the SBI0CR2<MST, TRX, PIN> and writing "0" to the SBI0CR2<BB>. Do not modify the contents of the SBI0CR2<MST, TRX, BB, PIN> until a stop condition has been generated on the bus.



The state of the bus can be ascertained by reading the contents of SBI0SR<BB>. SBI0SR<BB> will be set to "1" (Bus busy status) if a start condition has been detected on the bus, and will be cleared to "0" if a stop condition has been detected (Bus free status).

In addition, since there is a restrictions matter about stop condition generating in master mode, please refer to 3.10.6. (4) "Stop condition generation".

(8) Interrupt service requests and interrupt cancellation

When a serial bus interface interrupt request 0 (INTSBE0) occurs, the SBI0SR2 <PIN> is cleared to "0". During the time that the SBI0SR2<PIN> is "0", the SCL line is pulled down to the low level.

The <PIN> is cleared to "0" when end of transmission or receiving 1 word of data. And when writing data to SBI0DBR or reading data from SBI0DBR, <PIN> is set to "1".

The time from the <PIN> being set to "1" until the SCL line is released takes tLOW.

In the address recognition mode (<ALS> = "0"), <PIN> is cleared to "0" when the received slave address is the same as the value set at the I2COAR or when a GENERAL CALL is received (All 8-bit data are "0" after a start condition). Although SBI0CR2<PIN> can be set to "1" by the program, the <PIN> is not clear it to "0" when it is programmed "0".

(9) Serial bus interface operation mode selection

The SBI0CR2<SBIM1:0> is used to specify the serial bus interface operation mode. Set the SBI0CR2<SBIM1:0> to "10" when the device is to be used in I²C bus mode after confirming pin condition of serial bus interface to "H".

Switch a mode to port after confirming a bus is free.

(10) Arbitration lost detection monitor

Since more than one master device can exist simultaneously on the bus in I²C bus mode, a bus arbitration procedure has been implemented in order to guarantee the integrity of transferred data.

Data on the SDA pin is used for I²C bus arbitration.

The following example illustrates the bus arbitration procedure when there are two master devices on the bus. Master A and master B output the same data until point "a". After master A outputs "L" and master B, "H", the SDA pin of the bus is wire-AND and the SDA pin is pulled down to the low level by master A. When the SCL pin of the bus is pulled up at point "b", the slave device reads the data on the SDA pin, that is, data in master A. Data transmitted from master B becomes invalid. The master B state is known as "ARBITRATION LOST". Master B device which loses arbitration releases the internal SDA output in order not to affect data transmitted from other masters with arbitration. When more than one master sends the same data at the first word, arbitration occurs continuously after the second word.




Figure 3.10.16 Arbitration Lost

The TMP92CY23/CD23A compares the levels on the bus's SDA line with those of the internal SDA output on the rising edge of the SCL line. If the levels do not match, arbitration is lost and SBI0SR<AL> is set to "1".

When SBI0SR<AL> is set to "1", SBI0SR<MST, TRX> are cleared to "00" and the mode is switched to slave receiver mode. Thus, clock output is stopped in data transfer after setting $\langle AL \rangle =$ "1".

SBI0SR <AL> is cleared to "0" when data is written to or read from SBI0DBR or when data is written to SBI0CR2.




Figure 3.10.17 Example of a Master Device B (D7A = D7B, D6A = D6B)

(11) Slave address match detection monitor

SBI0SR<AAS> operates following in during slave mode; In address recognition mode (e.g., when I2COAR<ALS> = "0"), when received GENERAL CALL or same slave address with value set to I2COAR, SBI0SR<AAS> is set to "1". When <ALS> = "1", SBI0SR<AAS> is set to "1" after the first word of data has been received. SBI0SR<AAS> is cleared to "0" when data is written to SBI0DBR or read from SBI0DBR.

(12) GENERAL CALL detection monitor

SBI0SR<AD0> operates following in during slave mode; when received GENERAL CALL (all 8-bit data is "0", after a start condition), SBI0SR<AD0> is set to "1". And SBI0SR<AD0> is cleared to "0" when a start condition or stop condition on the bus is detected.

(13) Last received bit monitor

The value on the SDA line detected on the rising edge of the SCL line is stored in the SBI0SR<LRB>. In the acknowledge mode, immediately after an INTSBE0 interrupt request has been generated, an acknowledge signal is read by reading the contents of the SBI0SR<LRB>.

(14) Software reset function

The software reset function is used to initialize the SBI circuit, when SBI is rocked by external noises, etc.

When write first "10" next "01" to SBI0CR2<SWRST1:0>, reset signal is inputted to serial bus interface circuit, and circuit is initialized. All command registers except SBI0CR2<SBIM1:0> and status flag except SBI0CR2<SBIM1:0> are initialized to value of just after reset. SBI0CR1<SWRMON> is set to "1" automatically when completed initialization of serial bus interface.

(15) Serial bus interface data buffer register (SBI0DBR)

The received data can be read and transmission data can be written by reading or writing SBI0DBR.

In the master mode, after the slave address and the direction bit are set in this register, the start condition is generated.

(16) I²C bus address register (I2C0AR)

I2C0AR<SA6:0> is used to set the slave address when the TMP92CY23/CD23A functions as a slave device.

The slave address outputted from the master device is recognized by setting the I2COAR<ALS> to "0". And, the data format becomes the addressing format. When set <ALS> to "1", the slave address is not recognized, the data format becomes the free data format.

(17) Baud rate register (SBI0BR1)

Write "1" to baud rate circuit control register SBI0BR1<P4EN> before using I²C bus.

(18) Setting register for IDLE2 mode operation (SBI0BR0)

SBI0BR0<I2SBI0> is the register setting operation/stop during IDLE2 mode. Therefore, setting <I2SBI0> is necessary before the HALT instruction is executed.

3.10.6 Data Transfer in I²C Bus Mode

(1) Device initialization

In first, set the SBI0BR1<P4EN>, SBI0CR1<ACK, SCK2:0>. Set SBI0BR1<P4EN> to "1" and clear bits 7 to 5 and 3 in the SBI0CR1 to "0".

Next, set a slave address $\langle SA6:0 \rangle$ and the $\langle ALS \rangle$ ($\langle ALS \rangle = "0"$ when an addressing format) to the I2C0AR.

And, write "000" to SBI0CR2<MST, TRX, BB>, "1" to <PIN>, "10" to <SBIM1:0> and "00" to <SWRST1:0>. Set initialization status to slave receiver mode by this setting.

- (2) Start condition generation and slave address generation
 - 1. Master mode

In the master mode, the start condition and the slave address are generated as follows.

In first, check a bus free status (when SBI0SR<BB> = "0"). Set the SBI0CR1<ACK> to "1" (Acknowledge mode) and specify a slave address and a direction bit to be transmitted to the SBI0DBR.

When SBI0SR<BB> = "0", the start condition are generated by writing "1111" to SBI0CR2<MST, TRX, BB, PIN>. Subsequently to the start condition, nine clocks are output from the SCL pin. While eight clocks are output, the slave address and the direction bit which are set to the SBI0DBR. At the 9th clock, the SDA line is released and the acknowledge signal is received from the slave device.

An INTSBE0 interrupt request generate at the falling edge of the 9th clock. The <PIN> is cleared to "0". In the master mode, the SCL pin is pulled down to the low level while <PIN> is "0". When an interrupt request is generated, the <TRX> is changed according to the direction bit only when an acknowledge signal is returned from the slave device.

2. Slave mode

In the slave mode, the start condition and the slave address are received.

After the start condition is received from the master device, while eight clocks are output from the SCL pin, the slave address and the direction bit that are output from the master device are received.

When a GENERAL CALL or the same address as the slave address set in I2COAR is received, the SDA line is pulled down to the low level at the 9th clock, and the acknowledge signal is output.

An INTSBE0 interrupt request is generated on the falling edge of the 9th clock. The $\langle PIN \rangle$ is cleared to "0". In slave mode the SCL line is pulled down to the low level while the $\langle PIN \rangle =$ "0".

SCL pin	
SDA pin	A6 A5 A4 A3 A2 A1 A0 R/W Acknowledge Start condition Slave address + Direction bit slave device
<pin></pin>	
INTSBE0 interrupt reques	
	Output of master Output of slave
	Figure3.10.18 Start Condition Generation and Slave Address Transfer
(3	a) 1-word data transfer

Check the <MST> by the INTSBE0 interrupt process after the 1-word data transfer is completed, and determine whether the mode is a master or slave.

1. If $\langle MST \rangle = "1"$ (Master mode)

Check the <TRX> and determine whether the mode is a transmitter or receiver.

When the <TRX> = "1" (Transmitter mode)

Check the <LRB>. When <LRB> is "1", a receiver does not request data. Implement the process to generate a stop condition (Refer to (4)) and terminate data transfer.

When the <LRB> is "0", the receiver is requests new data. When the next transmitted data is 8 bits, write the transmitted data to SBI0DBR. When the next transmitted data is other than 8 bits, set the <BC2:0> <ACK> and write the transmitted data to SBI0DBR. After written the data, <PIN> becomes "1", a serial clock pulse is generated for transferring a new 1-word of data from the SCL0 pin, and then the 1-word data is transmitted. After the data is transmitted, an INTSBE0 interrupt request generates. The <PIN> becomes "0" and the SCL0 line is pulled down to the low level. If the data to be transferred is more than one word in length, repeat the procedure from the <LRB> checking above.

SCL pin 1 2 3 4 5 6 7	89
Write to SBI0DBR	
SDA pin D7 X D6 X D5 X D4 X D3 X D2 X D1	<u>X D0 X ACK</u> <u>ACK</u> Acknowledge
	signal from a receiver
INTSBED	(<u></u>
metrupt request Output from master	

- - - Output from slave

Figure3.10.19 Example in which <BC2:0> = "000" and <ACK> = "1" in Transmitter Mode

When the <TRX> is "0" (Receiver mode)

When the next transmitted data is other than 8 bits, set <BC2:0> <ACK> and read the received data from SBI0DBR to release the SCL0 line (Data which is read immediately after a slave address is sent is undefined). After the data is read, <PIN> becomes "1". Serial clock pulse for transferring new 1 word of data is defined SCL and outputs "L" level from SDA0 pin with acknowledge timing.

An INTSBE0 interrupt request then generates and the <PIN> becomes "0", Then the TMP92CY23/CD23A pulls down the SCL pin to the low level. The TMP92CY23/CD23A outputs a clock pulse for 1 word of data transfer and the acknowledge signal each time that received data is read from the SBI0DBR.






Figure3.10.20 Example of when <BC2:0> = "000", <ACK> = "1" in Receiver Mode

In order to terminate the transmission of data to a transmitter, clear <ACK> to "0" before reading data which is 1 word before the last data to be received. The last data word does not generate a clock pulse as the acknowledge signal. After the data has been transmitted and an interrupt request has been generated, set <BC2:0> to "001" and read the data. The TMP92CY23/CD23A generates a clock pulse for a 1-bit data transfer. Since the master device is a receiver, the SDA0 line on the bus remains high. The transmitter receives the high signal as an ACK signal. The receiver indicates to the transmitter that the data transfer is completed.

After the one data bit has been received and an interrupt request has been generated, the TMP92CY23/CD23A generates a stop condition (See section (4)) and terminates data transfer.





2. When the <MST> is "0" (Slave mode)

In the slave mode the TMP92CY23/CD23A operates either in normal slave mode or in slave mode after losing arbitration.

In the slave mode, an INTSBE0 interrupt request generate when the TMP92CY23/CD23A receives a slave address or a GENERAL CALL from the master device, or when a GENERAL CALL is received and data transfer is completed, or after matching received address. In the master mode, the TMP92CY23/CD23A operates in a slave mode if it losing arbitration. An INTSBE0 interrupt request is generated when a word data transfer terminates after losing arbitration. When an INTSBE0 interrupt request is generated to "0" and the SCL pin is pulled down to the low level. Either reading/writing from/to the SBI0DBR or setting the <PIN> to "1" will release the SCL pin after taking tLOW time.

Check the SBI0SR<AL>, <TRX>, <AAS>, and <AD0> and implements processes according to conditions listed in the next table.


<trx></trx>	<al></al>	<aas></aas>	<ad0></ad0>	Conditions	Process
1	1	1	0	The TMP92CY23/CD23A detects arbitration lost when transmitting a slave address, and receives a slave address for which the value of the direction bit sent from another master is "1".	Set the number of bits of single word to <bc2:0>, and write the transmit data to SBI0DBR.</bc2:0>
	0	1	0	In slave receiver mode, the TMP92CY23/CD23A receives a slave address for which the value of the direction bit sent from the master is "1".	
		0	0	In salve transmitter mode, transmission of data of single word is terminated.	Check the <lrb>, If <lrb> is set to "1", set <pin> to "1", reset "0" to <trx> and release the bus for the receiver no request next data. If <lrb> was cleared to "0", set bit number of single word to <bc2:0> and write the transmit data to SBI0DBR for the receiver requests next data.</bc2:0></lrb></trx></pin></lrb></lrb>
0	1	1	1/0	The TMP92CY23/CD23A detects arbitration lost when transmitting a slave address, and receives a slave address or GENERAL CALL for which the value of the direction bit sent from another master is "0".	Read the SBI0DBR for setting the <pin> to "1" (Reading dummy data) or set the <pin> to "1".</pin></pin>
		0	0	The TMP92CY23/CD23A detects arbitration lost when transmitting a slave address or data, and transfer of word terminates.	
	0	1	1/0	In slave receiver mode the TMP92CY23/CD23A receives a slave address or GENERAL CALL for which the value of the direction bit sent from the master is "0".	
		0	1/0	In slave receiver mode the TMP92CY23/CD23A terminates receiving word data.	Set bit number of single word to <bc2:0>, and read the receiving data from SBI0DBR.</bc2:0>

Table 3.10.1 Operation in the Slave Mode



(4) Stop condition generation

When SBIOSR < BB > = "1", the sequence for generating a stop condition is started by writing "111" to SBIOCR2 < MST, TRX, PIN > and "0" to SBIOCR2 < BB >. Do not modify the contents of SBIOCR2 < MST, TRX, PIN, BB > until a stop condition has been generated on the bus. When the bus's SCL line has been pulled low by another device, the TMP92CY23/CD23A generates a stop condition when the other device has released the




(5) Restart

Restart is used during data transfer between a master device and a slave device to change the data transfer direction. The following description explains how to restart when this device is in the master mode.


Clear the SBI0CR2<MST, TRX, BB> to "000" and set the SBI0CR2<PIN> to "1" to release the bus. The SDA0 line remains the high level and the SCL0 pin is released. Since a stop condition is not generated on the bus, other devices assume the bus to be in a busy state. Check the SBI0SR<BB> until it becomes "0" to check that the SCL0 pin of this device is released. Check the <LRB> until it becomes "1" to check that the SCL pin of this device is not pulled down to the low level by other devices. After confirming that the bus stays in a free state, generate a start condition with procedure described in (2).

In order to meet setup time when restarting, take at least 4.7 μ s of waiting time by software from the time of restarting to confirm that the bus is free until the time to generate the start condition.



3.10.7 Clocked-synchronous 8-Bit SIO Mode Control

The following registers are used to control and monitor the operation status when the serial bus interface (SBI) is being operated in clocked-synchronous 8-bit SIO mode.







Figure 3.10.25 Register for the SIO Mode (SBI0)



Serial Bus Interface 1 Control Register 1

Note: Set the transfer mode and the serial clock after setting <SIOS> to "0" and <SIOINH> to "1".

	Serial Bus Interface 0 Data Buffer Register								
	4	7	6	5	4	3	2	1	0
SBI1DBR	Bit symbol	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
(1248H)	Read/Write	R (Receiver)/W (Transfer)							
A read-modify- write operation cannot be performed.	Reset State			~	Unde	efined			

Figure 3.10.26 Register for the SIO Mode (SBI1)




Figure 3.10.27 Registers for the SIO Mode (SBI1)




Figure 3.10.28 Registers for the SIO Mode (SBI1)


- (1) Serial clock
 - 1. Clock source

SBI0CR1 < SCK2:0 > is used to select the following functions:

Internal clock

In an internal clock mode, any of seven frequencies can be selected. The serial clock is output to the outside on the SCK pin.

When the device is writing (in the transmit mode) or reading (in the receive mode) data cannot follow the serial clock rate, an automatic wait function is executed to stop the serial clock automatically and holds the next shift operation until reading or writing is complete.



An external clock input via the SCK pin is used as the serial clock. In order to ensure the integrity of shift operations, both the high and low-level serial clock pulse widths shown below must be maintained. The maximum data transfer frequency is 1.25 MHz (when f_{SYS} = 20 MHz).




Figure 3.10.30 Maximum Data Transfer Frequency when External Clock Input

2. Shift edge

Data is transmitted on the leading edge of the clock and received on the trailing edge.

(a) Leading edge shift

Data is shifted on the leading edge of the serial clock (on the falling edge of the SCK pin input/output).

(b) Trailing edge shift

Data is shifted on the trailing edge of the serial clock (on the rising edge of the SCK pin input/output).

SCK pin output	
SO pin output	Bit0 Bit1 Bit2 Bit3 Bit4 Bit5 Bit6 Bit7
Shift register	X76543210X*7654321X**765432X***76543X****76544X****7654X****765X*****76X*****76
	(a) Leading edge
SCK pin	-indra
SI pin	Bit0 Bit1 Bit2 Bit3 Bit4 Bit5 Bit6 Bit7
Shift register	: ************************************
	(b) Trailing edge Figure 3.10.31 Shift Edge

(2) Transfer modes

The SBI0CR1<SIOM1:0> is used to select a transmit, receive or transmit/receive mode.

1. 8-bit transmit mode

Set a control register to a transmit mode and write transmission data to the SBI0DBR.

After the transmit data has been written, set the SBI0CR1<SIOS> to "1" to start data transfer. The transmitted data is transferred from the SBI0DBR to the shift register and output, starting with the least significant bit (LSB), via the SO pin and synchronized with the serial clock. When the transmission data has been transferred to the shift register, the SBI0DBR becomes empty. The INTSBE0 (Buffer empty) interrupt request is generated to request new data.


When the internal clock is used, the serial clock will stop and the automatic wait function will be initiated if new data is not loaded to the data buffer register after the specified 8-bit data is transmitted. When new transmission data is written, the automatic wait function is canceled.


When the external clock is used, data should be written to the SBI0DBR before new data is shifted. The transfer speed is determined by the maximum delay time between the time when an interrupt request is generated and the time when data is written to the SBI0DBR by the interrupt service program.

When the transmit is started, after the SBI0SR<SIOF> goes "1" output from the SO pin holds final bit of the last data until falling edge of the SCK.

Data transmission ends when the <SIOS> is cleared to "0" by the INTSBE0 interrupt service program or when the <SIOINH> is set to "1". When the <SIOS> is cleared to "0", the transmitted mode ends when all data is output. In order to confirm whether data is being transmitted properly by the program, the <SIOF> (Bit3 of the SBIOSR) to be sensed. The SBIOSR<SIOF> is cleared to "0" when transmission has been completed. When the <SIOINH> is set to "1", transmitting data stops. The <SIOF> turns "0".

When the external clock is used, it is also necessary to clear the <SIOS> to "0" before new data is shifted; otherwise, dummy data is transmitted and operation ends.







2. 8-bit receive mode


Set the control register to receive mode and set the SBI0CR1<SIOS> to "1" for switching to receive mode. Data is received into the shift register via the SI pin and synchronized with the serial clock, starting from the least significant bit (LSB). When the 8-bit data is received, the data is transferred from the shift register to the SBI0DBR. The INTSBE0 (Buffer full) interrupt request is generated to request that the received data be read. The data is then read from the SBI0DBR by the interrupt service program.

When the internal clock is used, the serial clock will stop and the automatic wait function will be in effect until the received data is read from the SBI0DBR.

When the external clock is used, since shift operation is synchronized with an external clock pulse, the received data should be read from the SBI0DBR before the next serial clock pulse is input. If the received data is not read, further data to be received is canceled. The maximum transfer speed when an external clock is used is determined by the delay time between the time when an interrupt request is generated and the time when the received data is read.

Receiving of data ends when the <SIOS> is cleared to "0" by the INTSBE0 interrupt service program or when the <SIOINH> is set to "1". If <SIOS> is cleared to "0", received data is transferred to the SBI0DBR in complete blocks. The received mode ends when the transfer is complete. In order to confirm whether data is being received properly by the program, the SBI0SR<SIOF> to be sensed. The <SIOF> is cleared to "0" when receiving is complete. When it is confirmed that receiving has been completed, the last data is read. When the <SIOINH> is set to "1", data receiving stops. The <SIOF> is cleared to "0". (The received data becomes invalid, therefore no need to read it.)

Note: When the transfer mode is changed, the contents of the SBI0DBR will be lost. If the mode must be changed, conclude data receiving by clearing the <SIOS> to "0", read the last data, then change the mode.



3. 8-bit transmit/receive mode

Set a control register to a transmit/receive mode and write data to the SBI0DBR. After the data is written, set the SBI0CR<SIOS> to "1" to start transmitting/receiving. When data is transmitted, the data is output from the SO0 pin, starting from the least significant bit (LSB) and synchronized with the leading edge of the serial clock signal. When data is received, the data is input via the SI pin on the trailing edge of the serial clock signal. 8-bit data is transferred from the shift register to the SBI0DBR and the INTSBE0 interrupt request is generated. The interrupt service program reads the received data from the data buffer register and writes the data which is to be transmitted. The SBI0DBR is used for both transmitting and receiving. Transmitted data should always be written after received data is read.


When the internal clock is used, the automatic wait function will be in effect until the received data is read and the next data is written.

When the external clock is used, since the shift operation is synchronized with the external clock, the received data is read and transmitted data is written before a new shift operation is executed. The maximum transfer speed when the external clock is used is determined by the delay time between the time when an interrupt request is generated and the time at which received data is read and transmitted data is written.

When the transmit is started, after the SBI0SR<SIOF> goes "1" output from the SO pin holds final bit of the last data until falling edge of the SCK.

Transmitting/receiving data ends when the <SIOS> is cleared to "0" by the INTSBE0 interrupt service program or when the SBI0CR1<SIOINH> is set to "1". When the <SIOS> is cleared to "0", received data is transferred to the SBI0DBR in complete blocks. The transmit/receive mode ends when the transfer is complete. In order to confirm whether data is being transmitted/received properly by the program, set the SBI0SR to be sensed. The <SIOF> is set to "0" when transmitting/receiving is completed. When the <SIOINH> is set to "1", data transmitting/receiving stops. The <SIOF> is then cleared to "0".

Note: When the transfer mode is changed, the contents of the SBI0DBR will be lost. If the mode must be changed, conclude data transmitting/receiving by clearing the <SIOS> to "0", read the last data, then change the transfer mode.



3.11 High Speed SIO (HSC)

Multifunction High Speed SIO (HSC) for 1 channel is contained (Note). HSC supports only the master mode in I/O interface mode (synchronous transmission).

Note: HSC circuit is not built into TMP92CY23.

Its features are summarized as follows:

- 1) Double buffer (Transmit/Receive)
- 2) Generates the CRC-7 and CRC-16 values for transmission and reception
- 3) Baud Rate : 10Mbps (max)
- 4) Selects the MSB/LSB-first
- 5) Selects the 8/16-bit data length
- 6) Selects the Clock Rising/Falling edge
- 7) One types of interrupt: INTHSC

Select Read/Mask/Clear interrupt/Clear enable for 4(interrupts:

RFR0 (Receive buffer of HSC0RD: Full),

RFW0 (Transmission buffer of HSC0TD: Empty),

RENDO (Receive buffer of HSCORS: Full),

TEND0 (Transmission buffer of HSCOTS: Empty).


RFR0,RFW0 can be processed data at high-speeed by using micro DMA.

		HSC
1	Pin name	HSSO (PF3)
		HSSI (PF4)
		HSCLK (PF5)
	SFR	HSCOMD (CO0H/C01H)
	(address)	HSCOCT (C02H/C03H)
		HSC0ST (C04H/C05H)
		HSC0CR (C06H/C07H)
\sim		HSCOIS (C08H/C09H)
		HSCOWE (COAH/COBH)
2///	\wedge	HSCOIE (COCH/CODH)
		HSC0IR (C0EH/C0FH)
\sim (())		HSC0TD (C10H/C11H)
	\sim	HSC0RD (C12H/C13H)
	())	HSC0TS (C14H/C15H)
		HSCORS (C16H/C17H)
	\rightarrow	

Table 3.11.1 Registers and Pins for HSC

3.11.1 Block diagram

Figure 3.11.1 shows a block diagram of the HSC.



3.11.2 SFR

This section describes the SFRs of the HSC are as follows. These area connected to the CPU with 16 bit data buses.

(1) Mode setting register

The HSCOMD register specifies the operating mode, clock operation, etc.

HSC0MD Register	MD Register
-----------------	-------------

					0				
		7	6	5	4	3	2 (0
HSC0MD	bit Symbol		XEN0				CLKSEL02	CLKSEL01	CLKSEL00
(0C00H)	Read/Write		R/W			1	. (7/	R/W	
	Reset State	/	0	/	/			/) o	0
	Function		SYSCK 0: Disable 1: Enable				Select baud 000: Reserv 001: f _{SYS} /2 010: f _{SYS} /4 011: f _{SYS} /8	ed 100: f _S v 101: f _S 111: f _S	_{YS} /32
		15	14	13	12		> 10	9	8
(0C01H)	bit Symbol	LOOPBACK0	MSB1ST0	DOSTAT0	/	TCPOL0	RCPOL0	TDINVO	RDINV0
	Read/Write		R/W		X		R/	W C	
	Reset State	0	1	1	X	0	0		0
	Function	LOOPBACK test Mode 0:Disbale 1:Enable	Start Bit for Transmission /Reception 0:LSB 1:MSB	HSSO0 Pin When Not Transmitting 0:Fixed to "0" 1:Fixed to "1"	$\mathcal{U}_{\mathcal{U}_{\mathcal{D}}}$	Synchroniza- tion Clock Edge Select For Transmission 0: Falling edge 1: Rising edge	Synchroniza- tion Clock Edge Select for Reception 0: fall 1: rise	Data Inversion for Transmission 0: Disable 1: Enable	Data Inversion for Reception 0: Disable 1: Enable


Figure 3.11.2 HSC0MD Register

(a) <LOOPBACK0>

The internal HSSO output to be internally connected to the HSSI input. This setup can be used for testing.

Also, a clock signal is generated from the HSCLK pin, regardless of whether data transmission or reception is in progress when setting the XEN0 and LOOPBACK0 bits to "1" enables.

Data transmission or reception must not be performed while changing the state of this bit.





(b) <MSB1ST0>

This bit specifies whether to transmit/receive byte with the MSB first or with the LSB first. Data transmission or reception must not be performed while changing the state of this bit.


(c) <DOSTAT0>

This bit specifies the status of the HSSO pin of when data transmission is not performed (i.e., after completing data transmission or during data reception). Data transmission or reception must not be performed while changing the state of this bit.

(d) <TCPOL0>

This bit specifies the polarity of the active edge of the synchronization clock for data transmission.

The XEN0 bit should be cleared to "0" for changing the state of this bit. At the same time, RCPOL0 should also be cleared to "0".





(e) <RCPOL0>

This bit specifies the polarity of the active edge of the synchronization clock during for data reception.

The <XEN0> bit should be cleared to "0" for changing the state of this bit. TCPOL0 should also be cleared to "0".




Figure 3.11.5 <RCPOL0> Register function

(f) <TDINV0>

This bit specifies whether to logically invert the data transmitted from the HSSO pin or not. Data transmission or reception must not be performed while changing the state of this bit.

Data which is inputted to CRC calculation circuit is transmission data which is written to HSCOTD. This input data is not corresponded to <TDINV0>.

 $<\!$ TDINV0> is not corresponded to $<\!$ DOSTAT0>: it set condition of HSSO pin when it is not transferred.

(g) <RDINV0>

This bit specifies whether to logically invert the data received from the HSSI pin or not. Data transmission or reception must not be performed while changing the state of this bit.

Data which is inputted to CRC calculation circuit is selected by <RDINV0>.

(h) <XEN0>

This bit enables or disables the internal clock signal.

(i) <CLKSEL02:00>

This bit selects the baud rate. The baud rate is generated using the system clock fsys and is programmable as shown below according to the system clock settings.

Data transmission or reception must not be performed while changing the state of these bits

	Table		of baud fale	
		E	Baud rate [Mbps]	\rangle
<cl< td=""><td>KSEL02:00></td><td>f_{SYS} =12MHz</td><td>f_{SYS} =16MHz</td><td>f_{SYS} =20MHz</td></cl<>	KSEL02:00>	f _{SYS} =12MHz	f _{SYS} =16MHz	f _{SYS} =20MHz
	f _{SYS} /2	6		10
	f _{SYS} /4	3	4	5
	f _{SYS} /8	1.5		2.5
	f _{SYS} /16	0.75		1.25
	f _{SYS} /32	0.375	0.5	0.625
	f _{SYS} /64	0.1875	0.25	0.3125

Table 3.11.2 Example of baud rate

(2) Control Register

The HSCOCT register specifies data length, CRC, etc.

					71 Nogisit				
		7	6	5	4	3	2	1	0
HSC0CT	bit Symbol	-	-	UNIT160			ALGNEN0	RXWEN0	RXUEN0
(0C02H)	Read/Write		R/W					R/W	
	Reset State	0	1	0			0	$\langle 0 \rangle$	0
	Function	Always write "0".	Always write "1".	Data Length 0: 8 bits		~	Full Duplex Alignment		Receive UNIT
				1: 16 bits		\leq	0: Disable 1: Enable		0: Disable 1: Enable
		15	14	13	12	11		9	8
(0C03H)	bit Symbol	CRC16_7_B0	CRCRX_TX_B0	CRCRESET_B0		\searrow	X	DMAERFW0	DMAERFR0
	Read/Write		R/W		/	A		R/W	R/W
	Reset State	0	0	0		\searrow		0	0
	Function	CRC Select	CRC Data	CRC	((7/5)	7	Micro DMA	Micro DMA
		0: CRC7	0: Transmit	Calculation		$\langle O \rangle$	\diamond	0: Disable	0: Disable
		1: CRC16	1: Receive	Register	\square	\sim	4	1: Enable	1: Enable
				0:Reset	20	\searrow	(\mathcal{A})		r
				1: Reset	$\langle \langle \rangle$		(()		
				Release	$\langle \rangle$	\checkmark			

HSC0CT Register

Figure 3.11.6 HSCOCT Register

(a) <CRC16_7_B0>

This bit selects the CRC calculation algorithm from the CRC7 and CRC16.

(b) <CRCRX_TX_B0>

This bit selects the data to be sent to the CRC generator.

(c) <CRCRESET_B0>

a.

This bit is used to initialize the CRC calculation register.

This section describes how to calculate the CRC16 of the transmit data and to append the calculated CRC value at the end of the transmit data. Figure 3.11.7 below illustrates the flow chart of the CRC calculation procedures.

Program the HSCOCT<CRC16_7_B> bit to select the CRC algorithm from CRC7 and CRC16. Then, also program the CRCRX_TX_B bit to specify the data on which the CRC calculation is performed.

- b. To reset the HSCOCR register, write "0" to the CRCRESET_B bit and then write "1" to the same bit.
- c. Load the HSCOTD register with the transmit data, and wait until transmission of all data is completed.
- d. Read the HSCOCR register and obtain the result of the CRC calculation.
- e. Transmit the CRC obtained in step (d) in the same way as step (c).

The CRC calculation on the receive data can be performed in the same procedures.




Figure 3.11.7 Flow Chart of the CRC Calculation Procedures

(d) <DMAERFW0>

This bit sets the interrupt clearing using to unnecessary because be supported RFW0 interrupt to Micro DMA. If this bit is set to "1", it is set to one-shot interrupt, clearing interrupt by HSCOWE register become to unnecessary. HSCOST<RFW0> flag generate 1-shot interrupt when change from "0" to "1"(Rising).

(e) <DMAERFR0>

This bit sets the interrupt clearing using CPU to unnecessary because be supported RFR0 interrupt to Micro DMA. If this bit is set to "1", it is set to one-shot interrupt, clearing interrupt by HSCOWE register become to unnecessary. HSCOST<RFR0> flag generate 1-shot interrupt when change from "0" to "1"(Rising).

(f) <UNIT160>

This bit selects the data length for transmission and reception. The data length is hereafter referred to as the UNIT. Data transmission or reception must not be performed while changing the state of this bit

(g) <ALGNEN0>

This bit should be set to "1" when performing the full-duplex communication. This bit specifies whether to align the transmit and receive data on the UNIT-size boundaries.

Data transmission or reception must not be performed while changing the state of this bit.

(h) <RXWEN0>

This bit enables or disables the Sequential mode reception.

(i) <RXUEN0>

This bit enables or disables the Unit mode reception.

For <RXWEN0> = "1", this bit is disabled. Data transmission or reception must not be performed while changing the state of this bit.

[Data Transmission/Reception Modes]

This HSC Controller supports six operating modes as listed below. These are specified by the <ALGNEN0>, <RXWEN0>, <RXUEN0> bits.

Operation mode		Bit Settings	Bit Settings					
Operation mode	<algnen0></algnen0>	<rxwen0></rxwen0>	<rxuen0></rxuen0>	Description				
(1) UNIT transmission	0	0	> 0	Transmit written data per UNIT				
(2) Sequential transmission	0	$\langle 0 \rangle$	0	Transmit written data sequentially				
(3) UNIT reception	0	0	1	Receive only one UNIT-size data				
(4) Sequential reception	0		0	Automatically receive data if buffer has any empty space				
(5) UNIT transmission and reception		0	1	Transmit/receive one UNIT-size data with the addresses of transmit/receive data aligned on UNIT-size boundaries				
(6)Sequential transmission and reception		1	0	Transmit/receive data sequentially with the addresses of transmit/receive data aligned on UNIT-size boundaries				

Table 3.11.3 transmit/receive operation mode

Difference between the UNIT-mode and Sequential-mode transmission

UNIT mode transmission transmits one-UNIT by writing data after confirming HSC0ST<TEND0> = "1".

In the Sequential-mode transmission, transmit data written into the HSC0TD is loaded sequentially.

In hard ware, this mode of transmission keeps transmitting data as long as the transmit data exists. This mode of transmission keeps transmitting data as long as the transmit data exists. Therefore, the Sequential-mode transmission continues as long as the next data is written to it when HSC0ST<REND0> = "1".

Unit-mode transmission and Sequential-mode transmission depend on the way of using. Hardware doesn't depend on.

Figure 3.11.8 show Flow chart of UNIT-mode transmission and Sequential-mode transmission.




Figure 3.11.8 Flow chart of UNIT-mode transmission and Sequential-mode transmission

Differences Between the UNIT-mode and Sequential-mode Receptions

The UNIT-mode reception receives only one UNIT-size data.

Writing "1" to the HSCOCT<RXUEN0> bit initiates a receive operation of one UNIT data. Then, it is stored the received data into the receive data register (HSCORD).

Reading the HSCORD register after writing "0" to the HSCOCT<RXUEN0> bit.

If the HSCORD register is read again when the HSCOCT<RXUENO> bit is set to "1", one-UNIT data is additionally received.

In hardware, this mode receives sequentially by Single buffer. HSC0ST<REND0> is changed during UNIT receiving.

The Sequential-mode reception automatically receives the data as long as the receive Buffer has any empty space.

This mode of reception keeps receiving the next data automatically unless the data receive Buffer becomes full. Therefore, the reception continues sequentially without stopping at every UNIT-sized reception by reading it after data is loaded in HSCORD.

In hardware, this mode receives sequentially by Double buffer.

Figure 3.11.9 show Flow chart of UNIT-reception and Sequential-mode reception.




Figure 3.11.9 Flow chart of UNIT-mode reception and Sequential-mode reception

(3) Interrupt, Status register

Read of condition, Mask of condition, Clear interrupt and Clear enable can control each 4 interrupts; RFR0 (HSC0RD receiving buffer is full), RFW0 (HSC0TD transmission buffer is empty), REND0 (HSC0RS receiving buffer is full), TEND0 (HSC0TS transmission buffer is empty).

RFR0, RFW0 can high-speed transaction by micro DMA.

Following is description of Interrupt · status (example RFW0).

Status register HSC0ST<RFW0> show RFW0 (internal signal that show whether transmission data register exist or not). This register is "0" when transmission data exist. This register is "1" when transmission data doesn't exist. It can read internal signal directly. Therefore, it can confirm transmission data at any time.

Interrupt status register HSC0IS<RFWIS0> is set by rising edge of RFW0. This register keeps that condition until write "1" to this register and reset when HSC0WE<RFWWE0> is "1".

RFW0 interrupt generate when interrupt enable register HSCOIE<RFWIE0> is "1". When it is "0", interrupt is not generated.

Interrupt request register HSC0IR<RFWIR0> show whether interrupt is generating or not.

Interrupt status write enable register HSCOWE<RFWWE0> set that enables reset for reset interrupts status register by mistake.

Circuit config of transmission data shift register (HSC0TS), receiving register (HSC0RD), receiving data shift register (HSC0RS) are same with above register.

Control register HSCOCT<DMAERFW0>, HSCOCT<DMAERFR0> is register for using micro DMA. When micro DMA transfer is executed by using RFW0 interrupt, set "1" to <DMAERFW0>, and when it is executed by using RFR0 interrupt, set "1" to <DMAERFR0>, and prohibit other interrupt.




Figure 3.11.10 Figurer for interrupt, status

(3-1) Status register

This register contains four bits that indicates the status of data communication.

				HSC0	ST Regist	er			
		7	6	5	4	3	2 🔿	1	0
HSC0ST	bit Symbol		/	/		TEND0	REND0	RFW0	RFR0
(0C04H)	Read/Write						. (F	2	
	Reset State					1	0		0
	Function					Receiving 0:operation 1: no operation	Receive Shift register 0: no data 1: exist data	-itted	Receive buffer 0:no valid data 1: valid data exist
		15	14	13	12	(/_(11))	10	(9)/	8
(0C05H)	bit Symbol				$\langle \langle \rangle$	\sum		\searrow	\rightarrow
	Read/Write				A		$\sum Q$	\wedge	
	Reset State				$\overline{\mathcal{A}}$			\rightarrow	
	Function								

HSC0ST Register

Figure 3.11.11 HSC0ST Register

(a) <TEND0>

This bit is cleared to "0" when the transmit register (HSC0TS) contains valid data; otherwise, it is set to "1".

(b) <REND0>

This bit is set to "1" when completing the data reception and valid data is stored into the receive data register (if there is any valid data). This bit is cleared to "0" when the receive register (HSCORS) contains no valid data, or when the reception is in progress.

It is cleared to "0", when CPU read the data and shift to receive read register.

(c) <RFW0>

After wrote the received data to receive data write register, shift the data to receive data shift register. This bit keeps "0" until all valid data has moved. And this bit is set to "1" when it can accept the next data and contains no valid data.

(d) <RFR0>

This bit is set to "1" when received data is shifted from received data shift register to received data read register and there is any valid data. It is set to "0" when the data is read and contains no valid data.

(3-2) Interrupt status register

This register is used for reading four interrupts status and clearing interrupts.

This register is cleared to "0" by writing "1" to applicable bit. Status of this register show interrupt source state. This register can confirm changing of interrupt condition, even if interrupt enable register is masked.




Figure 3.11.12 HSCOIS Register

(a) <TENDIS0>

This bit is used for reading the status of TEND interrupt and clearing interrupt. If writing this bit, set "1" to HSCOWE<TENDWE0>.

(b) <REMDIS0>

This bit is used for reading the status of REND interrupt and clearing interrupt. If writing this bit, set "1" to HSCOWE<RENDWE0>.

(c) <RFWDIS0>

This bit is used for reading the status of RFW interrupt and clearing interrupt. If writing this bit, set "1" to HSCOWE<RFWWE0>.

(d) <RFRIS0>

This bit is used for reading the status of RFR interrupt and clearing interrupt. If writing this bit, set "1" to HSCOWE<RFRWE0>.

(3-3) Interrupt status write enable register

This register enables or disables the clearing status bit of four types of interrupts.

					WE Regist	lei			
		7	6	5	4	3	2 🔿	1	0
HSC0WE	bit Symbol					TENDWE0	RENDWE0	RFWWE0	RFRWE0
(0C0AH)	Read/Write						R/	W	
	Reset State					0	0		0
	Function					Clear HSC0IS	Clear HSC0IS	Clear HSC0IS	Clear HSC0IS
						<tendis0></tendis0>	<rendis0></rendis0>	<tfwis0></tfwis0>	<rfris0></rfris0>
						0: Disable	0: Disable	0: Disable	0: Disable
						1: Enable	1: Enable	1: Enable	1: Enable
		15	14	13	12	11	10	9	8
(0C0BH)	bit Symbol				/	Ţ			K
	Read/Write								\searrow
	Reset State					$\forall \rightarrow$		\mathcal{A}	\sim
	Function						Ĉ)
						\supset		<u>)</u>	

HSC0WE Register

Figure 3.11.13 HSCOWE Register

(a) <TENDWE0>

This bit enables or disables clearing the HSC0IS<TENDIS0>.

(b) <RENDWE0>

This bit enables or disables clearing the HSCOIS<RENDIS0>.

(c) <RFWWE0>

This bit enables or disables clearing the HSCOIS<RFWIS0>.

(d) <RFRWE0>

This bit enables or disables clearing the HSC0IS<RFRIS0>.

(3-4) Interrupt enable register

This register enables or disables the generation of four types of interrupts.

				HSC	DIE Regist	er			
		7	6	5	4	3	2 🔿	1	0
HSC0IE	bit Symbol	/	/			TENDIE0	RENDIE0	RFWIE0	RFRIE0
(0C0CH)	Read/Write	/	/				R/	W	
	Reset State					0	0		0
	Function					TEND0	RENDO	RFW0	RFR0
						interrupt <	interrupt	interrupt	interrupt
						0: Disable	0: Disable	0: Disable	0: Disable
						1: Enable	1: Enable	1: Enable	1: Enable
		15	14	13	12	11	10	9	8
(0C0DH)	bit Symbol								
	Read/Write								
	Reset State					(77)			
	Function					$\langle \bigcirc \rangle$	\Diamond		h
					$(\cap$			7	
						\sim	(C)		
						\supset	C	()	
			Fig	ure 3.11.1	4 HSCOLE	E Register	$(\overline{\Omega})^{\prime}$	\bigcirc	
			-	G	$\langle \rangle$		$(\vee ())$		
	(a) <'	rendie0>	>	\leq					
		This bit e	noblog or	diapha t	bo TEND	0 intorrur	.+))		
		THIS DIL C	liables of	uisabies t	ne i END	o mierruh			
				\bigcirc			~/		
	(b) <]	RENDIE0	((7	<	\land			
		This bit e	nables or	disables t	he REND	0 interrup	ot.		
						$\langle \rangle$			
	(c) <]	RFWIE0>	$\left(\left(\right) \right)$			\rightarrow			
		This bit e	nables or	disahlas t	be REWO	interrunt			
				uisables t		merrupt	•		
	(1) -1				\sim				
	(d) <]	RFRIE0>	>	$\langle -$	\rightarrow				
		This bit e	nables or	disables t	he RFR0 i	interrupt.			
		\leq \sim			\geq				
	\sim	\mathbf{i}		7					
		\mathcal{A}	$\langle \langle \rangle$						
<))		\searrow					
		- (?							
<			$\langle \bigcirc$						
	$\langle \rangle$	4	\sim						
	\searrow		\searrow						

(3-5) Interrupt request register


This register is used for showing generation condition for 4 interrupts.

This register is set to the reading "0" (interrupt doesn't generate) always when Interrupt enable register is masked.

				HSCO	IR Regist	er	\langle		
		7	6	5	4	3	2 (0
HSC0IR	bit Symbol					TENDIR0	RENDIR0	REWIR0	RFRIR0
(0C0EH)	Read/Write					~	((/ /	έ	
	Reset State	/				0	$\langle \rangle$	// o	0
	Function					TEND0	REND0	RFW0	RFR0
						interrupt	interrupt	interrupt	interrupt
						0: None	0: None	0: None	0: None
							~	1:Generate	
		15	14	13	12	11	10	9	8
(0C0FH)	bit Symbol							A	\downarrow
	Read/Write					\sim		\sim	\rightarrow
	Reset State					\sim		\square	\sum
	Function						(C)		
						\geq	C	O)	
				($\sim >$		$(\overline{\Omega})^{\prime}$	\bigcirc	
							(\vee)		
			Fig	ure 3.11.1	5 HSCOIF	Register			
	(a) <'	FENDIR0>	>	()	\supset))		
		This bit is	used for	showing t	he condit	ion of TEN	JD0 interi	rupt gener	ation.
					~			1.9.	
	(b) <'	FENDIR0>		\bigcirc		\geq			
		This bit is	used for	showing t	he condit	ion of REM	JD0 interi	runt genei	ration
				Showing t	(7)			apt gener	autori
	(c) <]	RFWIR0>			$\langle \bigcirc \rangle$				
		This bit is	used for	abouing t	be condit	ion of REV	VO intorm	int conoro	tion
		THIS DR IS	useu 101	showing t	ne conun		vo mierri	ipt genera	
	(d) <rfrir0></rfrir0>								
		This bit is	used for	showing t	he condit	ion of RFF	R0 interru	pt generat	tion.
<))							
	\square		(()))					

(4) HSCOCR (HSC0 CRC register)

This register contains the CRC calculation result for transmit/receive data.





(a) <CRCD015:000>

The CRC result which is calculated according to the settings of the CRC16_7_b0, CRCRX_TX_B0 and CRCRESET_B0 bits in the HSC0CT register are loaded into this register. When using the CRC16 algorithm, all the bits participate in the CRC generation. When using the CRC7 algorithm, only the lower seven bits participates in the CRC generation. The following describes the steps required to calculate the CRC16 for the transmit data.

First, initialize the CRC calculation register by writing "1" to the CRCRESET_B0 bit after programming three bits as follows: $CRC16_7_b0 = "1"$, $CRCRX_TX_B0 = "0"$, and $CRCRESET_B0 \neq "0"$.

Then, by writing the transmit data into the HSCOTD register, complete the transmission of all bits, for which the CRC should be calculated.

The HSCOST<TEND0> bit should be checked to confirm whether the reception is completed.

By reading the HSCOCR register after the transmission is completed, the CRC16 for the transmit data can be obtained.

(5) Transmit Data Register

This register is used for writing the transmit data.

				HSC0	TD Regist	er			
		7	6	5	4	3	2 🚫	1	0
HSC0TD	bit Symbol	TXD007	TXD006	TXD005	TXD004	TXD003	TXD002	TXD001	TXD000
(0C10H)	Read/Write				R/	W	($\langle \rangle \rangle$	
	Reset State	0	0	0	0	0	0		0
	Function				Transmit da	ta bits [7:0]		<i>S</i>)	
		15	14	13	12	11	10	9	8
(0C11H)	bit Symbol	TXD015	TXD014	TXD013	TXD012	TXD011	TXD010	TXD009	TXD008
	Read/Write				R/	W (G	
	Reset State	0	0	0	0	0	$>_0$	021	0
	Function				Transmit dat	ta bits [15:8]		6	



(a) <TXD015:000>

This register is used for writing the transmit data. When this register is read, the last-written data is read out.

This register is overwritten if the next data is written with this register being full.

Please check the state of the RFW0 bit before starting a write operation.

HSC0CT<UNIT160> = "1", all bits are valid.

HSC0CT<UNIT160>= "0", lower 7 bits are valid.

(6) Receive Data Register

This register is used for reading the received data.

				HSC0	RD Regist	er			
		7	6	5	4	3	2 🚫	1	0
HSC0RD	bit Symbol	RXD007	RXD006	RXD005	RXD004	RXD003	RXD002	RXD001	RXD000
(0C12H)	Read/Write				F	R	($\langle \rangle \rangle$	
	Reset State	0	0	0	0	0	0	0	0
	Function			F	Receive data	register [7:0]		<i>S</i>)	
		15	14	13	12	11 (10	9	8
(0C13H)	bit Symbol	RXD015	RXD014	RXD013	RXD012	RXD011	RXD010	RXD009	RXD008
	Read/Write				F	x (G	
	Reset State	0	0	0	0	Q	∕>o	021	0
	Function			R	eceive data	register [15:8	\$}	6	



(a) <RXD015:000>

The HSCORD register is used for reading the received data. Please check the state of the RFR0 bit before starting a read operation.

HSC0CT<UNIT160> = "1", all bits are valid.

HSC0CT < UNIT160 > = "0", lower 7 bits are valid.

(7) Transmit data shift register

This register is used for changing the transmission data to serial. This register is used for confirming the changing condition when LSI test.

				HSC0	TS Regist	er	\sim					
		7	6	5	4	3	2	$\sum_{i=1}^{n}$	0			
HSC0TS	bit Symbol	TSD007	TSD006	TSD005	TSD004	TSD003	TSD002	TSD001	TSD000			
(0C14H)	Read/Write				F	र						
	Reset State	0	0	0	0	0	0	0	0			
	Function		Transmit data shift register [7:0]									
						(\sim					
		15	14	13	12	11	10	9	8			
(0C15H)	bit Symbol	TSD015	TSD014	TSD013	TSD012	TSD011	TSD010	TSD009	TSD008			
	Read/Write				F	2	\sim	21	\searrow			
	Reset State	0	0	0	0	6	> 0	0	0			
	Function		Transmit data shift register [15:8]						$\tilde{\mathcal{D}}$			



(a) <TSD015:000>

This register is used for reading the status of transmission data shift register.

HSC0CT<UNIT160> = "1", all bits are valid.

HSC0CT<UNIT160> = "0", lower 7 bits are valid.

(8) Receive data shift register

This register is used for reading the receive data shift register.

				HSC0	RS Regist	er			
		7	6	5	4	3	2 🚫	1	0
HSC0RS	bit Symbol	RSD007	RSD006	RSD005	RSD004	RSD003	RSD002	RSD001	RSD000
(0C16H)	Read/Write				F	R	($\langle \rangle \rangle$	
	Reset State	0	0	0	0	0	0		0
	Function			Re	ceive data sh	hift register [7	:0]	<i>S</i>)	
		15	14	13	12	11	10	9	8
(0C17H)	bit Symbol	RSD015	RSD014	RSD013	RSD012	RSD011	RSD010	RSD009	RSD008
	Read/Write				F	x (G	
	Reset State	0	0	0	0	0	$>_0$	021	0
	function			Rec	eive data shi	ift register [1!	5;8]	6	



(a) <RSD015:000>

This register is used for reading the status of receive data shift register.


HSCOCT<UNIT160> = "1", all bits are valid.

HSC0CT<UNIT160> = "0", lower 7 bits are valid.

3.11.3 Operation timing

Following examples show operation timing.

• Setting condition 1: Transmission in UNIT=8bit, LSB first




In above condition, HSC0ST<RFW0> flag is set to "0" just after wrote transmission data. When data of HSC0TD register finish shifting to transmission register (HSC0TS), HSC0ST<RFW0> is set to "1", it is informed that can write next transmission data, start transmission clock and data from HSCLK pin and HSSO pin at same time with inform.

In this case, HSCOIS, HSCOIR change and INTHSC interrupt generate by synchronization to rising of HSCOST<RFW0> flag. When HSCOIR register is setting to "1", interrupt is not generated even if HSCOST<RFW0> was set to "1".

When finish transmission and lose data that must to transmit to HSCOTD register and HSCOTS register, transmission data and clock are stopped by setting "1" to HSCOST<TENDO>, and INTHSC interrupt is generated at same time. In this case, if HSCOST<TENDO> is set to "1" at different interrupt source, INTHSC is not generated. Therefore must to clear HSCOIS<RFWO> to "0".


• Setting condition 2: UNIT transmission in UNIT=8bit, LSB first



If set HSC0CT<RXUEN0> to "1" without valid receiving data to HSC0RD register (HSC0ST<RFR0>=0), UNIT receiving is started. When receiving is finished and stored receiving data to HSC0RD register, HSC0ST<RFR0> flag is set to "1", and inform that can read receiving data. Just after read HSC0RD register, HSC0ST<RFR0> flag is cleared to "0" and it start receiving next data automatically.

If be finished UNIT receiving, set HSC0CT<RXUEN0> to "0" after confirmed that HSC0ST<RFR0> was set to "1".

• Setting condition 3: Sequential receiving in UNIT=8 bit, LSB first



If set HSCOCT<RXWEN0> to "1" without valid receiving data in HSCORD register (HSCOST<RFR0>=0), sequential receiving is started. When first receiving is finished and stored receiving data to HSCORD register, HSCOST<RFR0> flag is set to "1", and inform that can read receiving data. Sequential receiving is received until receiving data is stored to HSCORD and HSCORS registers If finished sequential receiving, set HSCOCT<RXWEN0> to "0" after confirmed that HSCOST<REND0> was set to "1".

•	Setting condition 4:
	Transmission by using micro DMA in UNIT=8bit, LSB first
INTHSC Interrupt pulse – HSC0TD Write pulse –	
HSC0ST <rfw0></rfw0>	
HSC0ST <tend0></tend0>	
HSC0IS <rfwis0></rfwis0>	
HSC0IR <rfwir0></rfwir0>	
HSC0IS <tendis0></tendis0>	· ·
HSCLK pin (<tcpol0>="0") HSCLK pin (<tcpol0>="1") HSSO pin</tcpol0></tcpol0>	
	Figure 3.11.24 Micro DMA transmission (transmission)

If all bits of HSCOIE register are "0" and HSCOCT<DMAERFW0> is "1", transmission is started by writing transmission data to HSCOTD register.

If data of HSC0TD register is shifted to HSC0TS register and HSC0ST<RFW0> is set to "1" and can write next transmission data, INTHSC interrupt (RFW0 interrupt) is generated. By starting Micro DMA at this interrupt, can transmit sequential data automatically.

However, If transmit it at Micro DMA, set Micro DMA beforehand.

Setting condition 5: • Receiving by using micro DMA in UNIT=8bit, LSB first

INTHSC Interrupt put	se	ſ
HSC0RD Read pulse		
HSC0ST <rfr0></rfr0>		
HSC0ST <rend0></rend0>		
HSC0IS <rfr0></rfr0>		
HSC0IS <rend0></rend0>		
HSCLK pin (<rcpol0>= "0")</rcpol0>		
HSCLK pin (<rcpol0>= "1")</rcpol0>		
HSSI pin	XLSB X X XMSB MSB MSB	XLSBX XMSBX

Figure 3.11.25 Micro DMA transmission (UNIT receiving (HSC0CT<REUEN0>=1))

If all bits of HSC0IE register is "0" and HSC0CT<DMAERFR0> is "1", UNIT receiving is started by setting HSCOCT<RXUEN0> to "1". If receiving data is stored to HSCORD register and can read receiving data, INTHSC interrupt (RFR0 interrupt) is generated. By starting Micro DMA at this interrupt, it can be received sequential data automatically.

However, If receive it at Micro DMA, set Micro DMA beforehand.

3.11.4 Example

Following is discription of HSC setting method.

(1) UNIT transmission

This example shows the case of transmission is executed by following setting, and it is generated INTHSC interrupt by finish transmission.

UNIT: 8bit LSB first Baud rate : f_{SYS}/8 Synchronous clock edge: Rising

Setting expample

ld	(pffc), 0x38	; Port setting PF3: HSSO, PF4: HSSI, PF5: HSCLK
ld	(pfcr), 0x28	; port setting PF3: HSSO, PF4: HSSI, PF5: HSCLK
ld	(hscsel), 0x01	; port setting PF3: HSSO, PF4: HSSI, PF5: HSCLK
ldw	(hsc0ct), 0x0040	; Set data length to 8bit
ldw	(hsc0md), 0x2c43	; System clock enable, baud rate selection: fSYS/8
		; LSB first, synchronous clock edge setting: set to Rising
ld	(hsc0ie), 0x08	; Set to TEND0 interrupt enable
ld	(intes1hsc), 0x10	; Set INTHSC interrupt level to 1
ei		; Interrupt enable (iff=0)
loop	(C)	; Confirm that transmission data register doesn't have no transmission data
bit	1, (hsc0st)	; <rfw0>=1?</rfw0>
jr	z, loop	
	\sim (7/s)	
ld	(hse0td), 0x3a	; Write Transmission data and Start transmission
• <		
•		
•	\rightarrow $\langle \langle \langle \langle \langle \langle \rangle \rangle \rangle \rangle$	
$ \land \land$		
HSC0TD		\rightarrow
Write pulse		
HSCLK out	put	I I I I I I I I I I I I I I I I I I I
\sim		
HSSO outp		
INTHSC		l,
Interrupt si	yılal	

Figure 3.11.26 Example of UNIT transmission

(2) UNIT receiving

This example shows case of receiving is executed by following setting, and it is generated INTHSC interrupt by finish receiving.

UNIT: 8bit	
LSB first	\sim
Baud rate selection : f _{SYS} /8	
Synchronous clock edge: Ris	sing
Setting example	\sim $\boxed{75}$
ld (pffc), 0x38	; Port setting PF3: HSSO, PF4: HSSI, PF5: HSCLK
ld (pfcr), 0x28	; port setting PF3: HSSO, PF4: HSSI, PF5: HSCLK
ld (hscsel), 0x01	; port setting PF3: HSSO, PF4: HSSI, PF5: HSCLK
ldw (hsc0ct), 0x0040	; Set data length to 8bit
ldw (hsc0md), 0x2c43	; System clock enable, baud rate selection: fsys/8
	; LSB first, synchronous clock edge setting: set to Rising
ld (hsc0ie), 0x01	; Set to RFR0 interrupt enable
ld (intes1hsc), 0x10	; Set INTHSC interrupt level to 1
ei	; Interrupt enable (iff=0)
set $0x0$, (hsc0ct)	; Start UNIT receiving
. ((
(7)	
HSC0CT Write pulse	
HSCLK output	
HSSLinput	
INTHSC	
Interrupt signal ———	
HSC0RD data	XX X 0x3A
Figure 3.11	1.27 Example of UNIT receiving
	-

(3) Sequential transmission

This example shows case of transmission is executed by following setting, and it is executed 2byte sequential transmission.


UNIT:	8bit		
LSB fir	st		\sim
Baud ra	ate selectio	n: f _{SYS} /8	
Synchr	onous clock	x edge: Risin	lg
<u>Setting</u>	<u>g example</u>		
ld	(pffc), 0x38		; Port setting PF3: HSSO, PF4: HSSI, PF5: HSCLK
ld	(pfcr), 0x28		; port setting PF3: HSSO, PF4: HSSI, PF5: HSCLK
ld	(hscsel), 0x0	1	; port setting PF3: HSSO, PF4: HSSI, PF5: HSCLK
ldw	(hsc0ct), 0x	0040	; Set data length to 8bit
ldw	(hsc0md), 0	x2c43	; System clock enable, baud rate selection: fsys/8
			; LSB first, synchronous clock edge setting: set to Rising
loop1:		; Confirm	that transmission data register doesn't have no transmission data
bit	1, (hsc0st)		; <rfw0>=1 ?</rfw0>
jr	z, loop1		
ld	(hsc0td), 0x3	Ba <	; Write transmission data of first byte and start transmission
loop2		; Confirm	that transmission data register doesn't have no-transmission data
bit	1, (hsc0st)		; <rfw0>=1 ?</rfw0>
jr	z, loop2	(\bigcirc)	
ld	(hsc0td), 0x5	55	; Write transmission data of second byte
loop3:	\square	; Confirm	that transmission data register doesn't have no-transmission data
bit	3, (hsc0st)		; $<$ TEND0>=1?
jr	z, loop3		
	\sim		; Finish transmission
HSC0TD Write puls	e		1
HSCLK OL	Itput		
HSSO out	put	ЪП	
INTHSC Interrupt			


Note: Timing of this figure is an example. There is also that transmission interbal between first byte and sescond byte generate. (High baud rate etc.)

Figure 3.11.28 Example of sequential transmission

(4) Sequential receiving

This example shows case of receiving is executed by following setting, and it is executed 2byte sequential receiving.





(5) Sequeintial Transmission by using micro DMA

This example shows case of sequential transmission of 4byte is executed at using micro DMA by following setting.

UNIT: 8bit LSB first Baud rate : fsys/8 Synchronous clock edge: Rising Setting example Main routine ;-- micro DMA setting -ld (dma0v), 0x1D ; Set micro DMA0 to INTHSC ld wa, 0x0003 ; Set number of micro DMA transmission to that number -1 (third time) ldc dmac0, wa ld a. 0x08 ; micro DMA mode setting: source INC mode, 1 byte transfer ldc dmam0, a ld xwa, 0x806000 ; Set source address ldc dmas0, xwa ; Set source address to HSCOTD register xwa, 0xC10 ld ldc dmad0, xwa ;-- HSC setting --; Port setting PF3: HSSO, PF4: HSSI, PF5: HSCLK (pffc), 0x38 ld ; Port setting PF3: HSSO, PF4: HSSI, PF5: HSCLK (pfcr), 0x28 ld ld (hscsel), 0x01 ; Port setting PF3: HSSO, PF4: HSSI, PF5: HSCLK ldw (hsc0ct), 0x0040 ; Set data length to 8bit ldw (hsc0md), 0x2c43) ; System clock enable, baud rate selection: fsys/8 ; LSB first, synchronous clock edge setting: set to Rising (hsc0ie), 0x00 ld ; Set to interrupt disable 1, (hsc0et+1); Set micro DMA operation by RFW0 to enable set _ld) (intetc01), 0x01 Set INTTC0 interrupt level to 1 ; Interrupt enable (iff=0) ei loop1: Confirm that transmission data register doesn't have no transmission data ; <RFW0>=1 ? bit 1, (hsc0st)z, loop1 ir ld (hsc0td), 0x3a ; Write Transmission data and Start transmission Interrupt routine (INTTC0) loop2: bit 1, (hsc0st) ; <RFW0> = 1 ? z, loop2 jr bit 3, (hsc0st) ; <TEND0> = 1 ? z, loop2 jr nop

(6) UNIT receiving by using micro DMA

This example shows case of UNIT receiving sequentially 4byte is executed at using micro DMA by following setting.

UNIT: 8bit LSB first Baud rate : f_{SYS}/8 Synchronous clock edge: Rising

Setting example

Main routine

;-- micro DMA setting --

- ld (dma0v), 0x1D
- ld wa, 0x0003
- ldc dmac0, wa
- ld a, 0x00
- ldc dmam0, a
- ld xwa, 0xC12
- ldc dmas0, xwa
- ld xwa, 0x807000
- ldc dmad0, xwa

;-- HSC setting --

- ld (pffc), 0x38
- ld (pfcr), 0x28
- ld (hscsel), 0x01

ldw (hsc0ct), 0x0040 ldw (hsc0md), 0x2c43

ld (hsc0ie), 0x00

- set 0, (hsc0ct+1)
- ld (intetc01), 0x01
- ei

set 0x0, (hsc0ct)

Interrupt routine (INTTCO)

loop2:

- bit 0, (hsc0st)
- jr z, loop2
- res 0, (hsc0ct)
- ld a, (hsc0rd)
- Nop

; micro DMA mode setting: source INC mode, 1 byte transfer

; Set number of micro DMA transmission to that number -1 (third time)

; Set source address to HSCORD register

; Set source address

; Set micro DMA0 to INTHSC

; Port setting PF3: HSSO, PF4: HSSI, PF5: HSCLK ; Port setting PF3: HSSO, PF4: HSSI, PF5: HSCLK ; Port setting PF3: HSSO, PF4: HSSI, PF5: HSCLK

; Set data length to 8bit

; System clock enable, baud rate selection: fsys/8 ; LSB first, synchronous clock edge setting: set to Rising

Set to interrupt disable
Set micro DMA operation by RFR0 to enable
Set INTTC0 interrupt level to 1
Interrupt enable (iff=0)

; Start UNIT receiving

; Wait receiving finish case of UNIT receiving ; <RFR0> = 1 ?

; UNIT receiving disable


; Read last receiving data

3.12 Analog/Digital Converter

The TMP92CY23/CD23A incorporates a 10-bit successive approximation type analog/digital converter (AD converter) with 12-channel analog input.

Figure 3.12.1 is a block diagram of the AD converter. The 12-channel analog input pins (AN0 to AN11) are shared with the input only port (Port G and Port L) so they can be used as an input port.


Note: When IDLE2, IDLE1 or STOP mode is selected, in order to reduce the power consumption, the system may enter a stand-by mode with some timings even though the internal comparator is still enabled. Therefore be sure to check that AD converter operations are halted before a HALT instruction is executed.



3.12.1 Analog/Digital Converter Registers


The AD converter is controlled by the three AD mode control registers: ADMOD0, ADMOD1 and ADMOD2. The 24 AD conversion data result registers (ADREG0H/L to ADREGBH/L) store the results of AD conversion.

Figure 3.12.2 to Figure 3.12.10 show the registers related to the AD converter.



AD Mode Control Register 0

Figure 3.12.2 Register for AD Converter



AD Mode Control Register 1

Figure 3.12.3 Register for AD Converter

			AD	would Con	trol Registe						
		7	6	5	4	3	2	1	0		
ADMOD2	Bit symbol	-	-	-	_	-	_	_	ADTRGE		
(12BAH)	Read/Write		i	i		W	i	1	1		
	Reset State	0	0	0	0	0	0	0	0		
	Function	Always write "0"	Always write "0"	Always write "0"	Always write "0"	Always write "0"	Always write "0"	Always write "0"	AD external		
		white 0	white 0	white 0	white 0	white 0	wine o	white 0	trigger start control		
									0: Disable		
								\mathcal{O}	1: Enable		
						~	$(\Omega \wedge $				
	AD conversion start control by external trigger (ADTRG input)										
						0 Disabled	7(
						1 Enabled	2	\bigcirc			
					4	$\langle \rangle \rangle$		$\langle \rangle$	>		
					6		5	2///`			
			Figure 3.1	2.4 Regis	ter for AD C	Converter	\wedge (($)) \gtrsim$			
						\mathcal{I}		$\sqrt{2}$			
					\square	>					
				~			(\bigcirc)	\sim			
					\sim		$\sim \mathcal{D}$				
				$\int $	\searrow	(()	7/5				
							\bigcirc				
					₹ [
			(\sim))					
			((())							
			\square		\wedge	\sim					
			((<								
)		\geq					
			$\overline{O}/\overline{A}$		$\langle \gamma \rangle$						
			$\mathbf{\tilde{\mathbf{v}}}$	6	77~						
	<			$\langle \langle \langle \rangle \rangle$	(_))						
			$\langle \rangle$	\sim	\geq						
		~									
			~	\sim							
		\bigcirc									
\sim											
	\sim			\rightarrow							
	\sum	(()	$\langle () \rangle$								
\sim											
	$\langle \rangle$		\searrow								
	\checkmark		~								

	<			IVEISION RE	esult Regist			1	1
		7	6	5	4	3	2	1	0
ADREG0L	Bit symbol	ADR01	ADR00						ADR0RF
(12A0H)	Read/Write	F	2						R
	Reset State	Unde	fined			\square			0
	Function	Stores lower 2 bits of AD conversion result.							AD conversion
							\sim		data storage flag
)7	1:Conversion
									result
						\sim	$\left(\begin{array}{c} \\ \\ \\ \end{array} \right)$		stored
AD Conversion Result Register 0 High									
	/	7	6	5	4	3) ²	1	0
ADREG0H	Bit symbol	ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02
(12A1H)	Read/Write				F	24		7 12	>
	Reset State				Unde	fined		2	
	Function			Stores u	pper 8 bits of	AD conversio	n result.	\sum	
			AD Cor	nversion Re	esult Regist	er 1 Low			
	/	7	6	5	4	3	(2)	1	0
ADREG1L	Bit symbol	ADR11	ADR10	$\langle \langle \rangle$	\mathcal{N}	\searrow			ADR1RF
(12A2H)	Read/Write	R			\sim				R
	Reset State	Unde	fined	A.			\mathcal{F}		0
	Function	Stores low			\sim /2				AD conversion
		AD convers	sion result.	\bigcirc					data storage flag
			(())					1:Conversion
			\square		\wedge	\sim			result
			- ((stored
			AD Con	version Re	sult Regist	er 1 High			
	/		6)	5	4	3	2	1	0
ADREG1H	Bit symbol	ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12
(12A3H)	Read/Write	R							
	Reset State				Unde	fined			
	Function	/	7	Stores u	ipper 8 bits of	AD conversio	n result.		
		\sum	()						
\langle	Cha	nnel x version result	9 8	7 6 5	4 3 2	2 1 0			
		$\langle \rangle$	ADREGXH					ADREG	Sel.
$\langle \langle \langle \langle \rangle \rangle$		\mathcal{C}		↓ ↓		*			XL
									Ĵ
									-
						o 1 are alway			
						the AD conve			
						the AD conve			-
					"1". Wł	nen either of th	e registers (A	DREGxH, AD	REGxL) is
					100-1 L	flage in alage			


AD Conversion Result Register 0 Low

read, the flag is cleared to "0".

			AD Cor	version Re	esult Regist	er 2 Low			
		7	6	5	4	3	2	1	0
ADREG2L	Bit symbol	ADR21	ADR20	/		/	/	/	ADR2RF
(12A4H)	Read/Write	R		/		/	/		R
	Reset State	Undefined				/			0
	Function	Stores lower 2 bits of							AD conversion
			AD conversion result.						data storage flag
								1:Conversion	
								\mathcal{I}	result
						~	$\left(\begin{array}{c} \\ \\ \\ \end{array} \right)$		stored
	<u> </u>	_			sult Regist				
		7	6	5	4	3	<u>)</u> <u>></u> 2	1	0
ADREG2H	Bit symbol	ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22
(12A5H)	Read/Write				F		2	41/	>
	Reset State				Unde			2	
	Function			Stores u	pper 8 bits of	AD conversio	n result.		
								~///	
					esult Regist	V	\mathcal{C}		
		7	6	5	4	3		1	0
ADREG3L	Bit symbol	ADR31	ADR30	\wedge					ADR3RF
(12A6H)	Read/Write	F	२	\rightarrow	\sim	\rightarrow			R
	Reset State	Undefined					5		0
	Function	Stores low AD conver	er 2 bits of		\sim /				AD conversion data storage
		AD conver	sion result.	\bigcirc		>))			flag
			(())					1: Conversion
			\square		~	\sim			result stored
))					Sidied
			AD Con	version Re	sult Regist	er 3 Hiah			
		7	$\left(\sqrt{6} \right)$	5	4	3	2	1	0
ADREG3H	Bit symbol	ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32
(12A7H)	Read/Write				F		, Brior	7,01,00	ABIROL
	Reset State	\sim	_		Unde				
	Function		>	Stores u	pper 8 bits of		n result.		
	\sim	\rangle							
		\searrow	\land	\sim					
	Char	inel x	9 8	7 6 5	4 3 2	2 1 0			
\sim		ersion result							
									N. 1
$\langle \langle \langle \rangle \rangle$	$ \rightarrow $		ADREGxH	•		*		ADREG	JXL
		2	7 6 5	4 3 2	2 1 0		$\frac{5}{\sqrt{1}}$	2 1 0	٦
	\searrow						XXX		_ <u> </u>
									/
					Bits 5 t	o 1 are alway	s read as "1".		
					 Bit0 is 	the AD conve	ersion data st	orage flag <	ADRxRF>.
					When t	the AD conver	reion recult ie	stared the fl	an is set to


AD Conversion Result Register 2 Low

When the AD conversion result is stored, the flag is set to "1". When either of the registers (ADREGxH, ADREGxL) is read, the flag is cleared to "0".



	<hr/>			IVEISION RE	Suit iteyist			1	
		7	6	5	4	3	2	1	0
ADREG4L	Bit symbol	ADR41	ADR40						ADR4RF
(12A8H)	Read/Write	F	8						R
	Reset State	Unde	fined						0
	Function		er 2 bits of				\sim		AD conversion data storage
		AD conver	sion result.						flag
									1:Conversion result
								<i>J</i>	stored
						\sim	$\left(\frac{7}{5} \right)$		
	<hr/>		AD Cor	version Re	sult Registe	er 4 High		1	
		7	6	5	4	3	2	1	0
ADREG4H	,	ADR49	ADR48	ADR47	ADR46	ADR45	ADR44	ADR43	ADR42
(12A9H)	Read/Write				F		,		
	Reset State			<u> </u>	Unde			\mathcal{A}	7
	Function			Stores u	pper 8 bits of	AD conversio	n result.		
			AD Cor	nversion Re	sult Regist	er 51 ow	\diamond		
		7	6	5	4	3	2		0
ADREG5L	Bit symbol	, ADR51	ADR50	• •					ADR5RF
(12AAH)	Read/Write	ADK51			\mathcal{A}		$ \rightarrow $		R
	Reset State	Unde		\sim	\swarrow	\sim	7/4		0
	Function		er 2 bits of				\bigcirc		AD conversion
		AD conver	sion result.		\rightarrow /				data storage flag
			(\bigcirc))			1:Conversion
			(\bigcirc					result stored
			$\left(\right)$	\wedge	\land				otorou
			AD Cor	version Re	sult Registe	er 5 High			
	/	7	6	5	4	> 3	2	1	0
ADREG5H	Bit symbol	ADR59	ADR58	ADR57	ADR56	ADR55	ADR54	ADR53	ADR52
(12ABH)	Read/Write	//)]		\wedge ((F	2			
	Reset State		\square		Unde	fined			
	Function			Stores u	pper 8 bits of	AD conversio	n result.		
	~ /	,							
			98	7 6 5	4 3 2	2 1 0			
	Cha	nnel x version result							
~									
	$) \bigcirc$		ADREGxH	\rightarrow		\downarrow		ADREG	хL
			7 6 5	4 3 2	1 0	76	543	2 1 0	
		\sim	$\langle \mathcal{N} \rangle$				\times		
	\searrow	~				ĽĽĘ			-
					• Bits 5 t	o 1 are alway	s read as "1".		
						the AD conve		torage flag </td <td>ADRxRF>.</td>	ADRxRF>.
						he AD conve			
					"1". Wh	en either of th	e registers (A	DREGxH, AD	REGxL) is
					read, th	ne flag is cleai	red to "0".		

AD Conversion Result Register 4 Low



	~			iversion Re	suil Regisi	erbLow			
		7	6	5	4	3	2	1	0
ADREG6L	Bit symbol	ADR61	ADR60			/			ADR6RF
(12ACH)	Read/Write	F		\sim					R
	Reset State	Unde		\sim		\sim			0
	Function	Stores low	er 2 bits of						AD conversion
		AD conver	sion result.						data storage
								$\langle \rangle$	flag 1: Conversion
								2	result
							$\left(\frac{\Omega}{\Delta} \right)$		stored
							$\langle \mathcal{O} \rangle$		
			AD Cor	version Re	sult Registe	er 6 High			
		7	6	5	4	3) >2	1	0
ADREG6H	Bit symbol	ADR69	ADR68	ADR67	ADR66	ADR65	ADR64	ADR63	ADR62
(12ADH)	Read/Write				F			71/	\geq
	Reset State				Unde	fined		Ω	
	Function			Stores u	pper 8 bits of	AD conversio	n result.	\sum	
						\mathcal{O}		7UN)	
			AD Cor	nversion Re	sult Regist	er 7 Low			
		7	6	5	4	3	(2)	1	0
ADREG7L	Bit symbol	ADR71	ADR70		$\overline{\mathcal{A}}$		$\leq >$		ADR7RF
(12AEH)	Read/Write	F			\swarrow	\sim	TA	\sim	R
	Reset State	Undefined				\mathbb{A}	\mathcal{P}	\sim	0
	Function		er 2 bits of	40	>				AD conversion
		AD conver	sion result.			$\langle \rangle$			data storage
			(\bigcirc					flag 1: Conversion
				\bigcirc					result
									stored
))					
			AD Cor	version Re	sult Regist	er 7 High			
		7	((6))	5	4	3	2	1	0
ADREG7H	Bit symbol	ADR79	ADR78	ADR77	ADR76	ADR75	ADR74	ADR73	ADR72
(12AFH)	Read/Write			\mathcal{A}	F	2			•
	Reset State	\sim			Unde	fined			
	Function		\rangle	Stores u	pper 8 bits of	AD conversio	n result.		
	\sim	>							
			\wedge	\sim					
	Chor		9 8	7 6 5	4 3 2	2 1 0			
\land		inel x ersion result							
	$\langle \langle \subseteq$								
			ADREGxH) 🗸		\downarrow		ADREG	SxL
		\sim	7 6 5	4 3 2	2 1 0	76	5 4 3	2 1 0	_
	$\langle \rangle$	\sim					\times		
	\sim		\sim			ĽĽĘ			
					Dito C t	o 1 oro obver	a road as "4"	Ŧ	
						o 1 are always			
						the AD conve			
					When t	the AD conver	rsion result is	stored, the fla	ag is set to

AD Conversion Result Register 6 Low


Figure 3.12.8 Register for AD Converter

"1". When either of the registers (ADREGxH, ADREGxL) is

read, the flag is cleared to "0".

	~		710 001		oun rogiot			•	
		7	6	5	4	3	2	1	0
ADREG8L	Bit symbol	ADR81	ADR80						ADR8RF
(12B0H)	Read/Write	F	2						R
	Reset State	Unde	fined						0
	Function	Stores low	er 2 bits of				\sim		AD conversion
		AD conver	sion result.						data storage flag
							$(\frown$		1: Conversion
								$\mathcal{D}\mathcal{F}$	result stored
							$\overline{(\Omega/\Lambda)}$		otorou
			AD Cor	version Re	sult Registe	er 8 High	(\bigcirc)		
		7	6	5	4	3	2	1	0
ADREG8H	Bit symbol	ADR89	ADR88	ADR87	ADR86	ADR85	ADR84	ADR83	ADR82
(12B1H)	Read/Write				F				
	Reset State				Unde	fined	7	20	\geq
	Function			Stores u	pper 8 bits of	AD conversio	n result.	12	
						(/ 5)	\sim ((D) ~	
			AD Cor	nversion Re	sult Regist	er 9 Low		ZU/))	
		7	6	5	4	> 3	2	S 4	0
ADREG9L	Bit symbol	ADR91	ADR90		\mathcal{H}		F A		ADR9RF
(12B2H)	Read/Write	F	2	/	\mathcal{N}	\geq			R
	Reset State	Unde	fined	-	\swarrow	\sim			0
	Function	Stores low					\bigcirc		AD conversion
		AD conver	sion result.		\sim []				data storage flag
			(\bigcirc		>))			1: Conversion
			(\bigcirc					result stored
			$\left(\right)$	\wedge	\wedge	~			
			AD Cor	version Re	sult Registe	er 9 High			
		7	6	5	4	 → 3 	2	1	0
ADREG9H	Bit symbol	ADR99	ADR98	ADR97	ADR96	ADR95	ADR94	ADR93	ADR92
(12B3H)	Read/Write	//)		\sim ((F	ł			
	Reset State	$\langle \rangle$			Unde	fined			
	Function			Stores u	pper 8 bits of	AD conversio	n result.		
	~ /								
			9 8	7 6 5	4 3 2	2 1 0			
	Cha	nnel x							
~	con	version result	(A)						
\leq	>)	ADREGXH	\diamond				ADREG	SxL
		$\left(\right)$	7 6 5	4 3 2	2 1 0	76	543	2 1 0	
/7		\sim	ŔŸ						7
	$\langle \rangle$	\sim				ĽĽĘ			
	\sim		\checkmark		· Rito E t	o 1 are alway	e read as "1"	Ŷ	
						-		torade flog	
							ersion data st		
							sion result is		-
							e registers (A	UNEGXE, AU	
					read, tr	ne flag is clear	eu 10 0.		

AD Conversion Result Register 8 Low



			AD COI	IVEISION RE	esult Regist	el A LOW			
		7	6	5	4	3	2	1	0
ADREGAL	Bit symbol	ADRA1	ADRA0		//	/		/	ADRARF
(12B4H)	Read/Write	F		\sim	//	\backslash	\sim	\sim	R
	Reset State	Unde		\sim	//	\backslash		\sim	0
	Function	Stores low	er 2 bits of				\frown		AD conversion
		AD conver	sion result.						data storage
								$\langle \rangle$	flag 1: Conversion
								2	result
							$\left(\frac{\alpha}{2} \right)$		stored
							$\langle O \rangle$		
			AD Con	version Re	sult Regist	er A High			
		7	6	5	4	3)/2	1	0
ADREGAH	Bit symbol	ADRA9	ADRA8	ADRA7	ADRA6	ADRA5	ADRA4	ADRA3	ADRA2
(12B5H)	Read/Write				F	AL I	,	71	>
	Reset State				Unde			2	Ý
	Function			Stores u	pper 8 bits of	7/ ^ ~	n result.		
						\bigcirc		~U/N)	
			AD Cor	version Re	sult Regist	er B Low		GO .	
		7	6	5		3	(2)	1	0
ADREGBL	Bit symbol			\sim		\sim	$\langle \langle \rangle \rangle$		
(12B6H)	Read/Write	ADRB1	ADRB0			\sim	77A		ADRBRF
、 <i>,</i>	Reset State	F Unde		\sim		\rightarrow	$ \rightarrow $		R 0
	Function		er 2 bits of	\sim			\geq \sim		AD conversion
	1 diretion	AD conver							data storage
		AD CONVER	Sion result.	\bigcirc		$\langle \rangle$			flag
			(\bigcirc					1: Conversion result
			R		\land	*			stored
))					
			AD Con	version Re	sult Registe	er B High			
		7	$(\sqrt{6})$	5	4	3	2	1	0
ADREGBH	Bit symbol	ADRB9	ADRB8	ADRB7	ADRB6	ADRB5	ADRB4	ADRB3	ADRB2
(12B7H)	Read/Write				F				
	Reset State	\sim	_		Unde				
	Function		\rangle	Stores u	pper 8 bits of		n result.		
	\sim	>							
			\wedge	\sim					
	Char		9 8	7 6 5	4 3 2	2 1 0			
\wedge	conv	inel x ersion result							
	\sim								
			ADREGxH) 🔶		\downarrow		ADREG	БхL
		\sim	7 6 5	4 3 2	2 1 0	7 6	5 4 3	2 1 0	
	$\langle \rangle$	\sim					\times		
	\sim		\sim			ĽĽĘ			
					• Bits 5 t	o 1 are always	a read as "1"		
						-		torago flog	
						the AD conve			
					When t	he AD conver	sion result is	stored, the fla	ag is set to

AD Conversion Result Register A Low

Figure 3.12.10 Register for AD Converter

"1". When either of the registers (ADREGxH, ADREGxL) is

read, the flag is cleared to "0".

- 3.12.2 Description of Operation
 - (1) Analog reference voltage

A high level analog reference voltage is applied to the AVCC pin; a low level analog reference voltage is applied to the AVSS pin. To perform AD conversion, the reference voltage, the difference between AVCC and AVSS, is divided by 1024 using string resistance. The result of the division is then compared with the analog input voltage.

To turn off the switch between AVCC and AVSS, write "0" to ADMOD1 <VREFON> in AD mode control register 1. To start AD conversion in the OFF state, first write "1" to ADMOD1<VREFON>, wait 3 μ s until the internal reference voltage stabilizes (this is not related to fc), then set ADMOD0<ADS> to "1".

(2) Analog input channel selection

The analog input channel selection varies depending on the operation mode of the AD converter.

- In analog input channel fixed mode (ADMOD0<SCAN> = "0") Setting ADMOD1<ADCH1:0> selects one of the input pins AN0 to AN3 as the input channel.
- In analog input channel scan mode (ADMOD0<SCAN> = "1")
 Setting ADMOD1<ADCH1:0> selects one of the four scan modes.

Table 3.12.1 illustrates analog input channel selection in each operation mode.

On a reset, ADMOD0<SCAN> is set to 0 and ADMOD1<ADCH3:0> is initialized to "00". Thus pin AN0 is selected as the fixed input channel. Pins not used as analog input channels can be used as standard input port pins.

	Analog Input O	
<adch3:0></adch3:0>	Channel Fixed <scan> = "0"</scan>	Channel Scan <scan> = "1"</scan>
0000	AN0	ANO
0001))	AN1	$ANO \rightarrow AN1$
0010	AN2	$AN0 \rightarrow AN1 \rightarrow AN2$
0011	AN3	$AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$
0100	AN4	$ANO \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \rightarrow AN4$
0101	AN5	$AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$ $\rightarrow AN4 \rightarrow AN5$
0110	AN6	$\begin{array}{l} AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \end{array}$
0111	AN7	$\begin{array}{l} AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \end{array}$
	AN8	$\begin{array}{l} AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \rightarrow AN8 \end{array}$
1001	AN9	$\begin{array}{l} AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \rightarrow AN8 \rightarrow AN9 \end{array}$
1010	AN10	$\begin{array}{l} AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \end{array}$
1011	AN11	$\begin{array}{l} AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN11 \end{array}$

Table 3.12.1 Analog Input Channel Selection

(3) Starting AD conversion

To start AD conversion, write "1" to ADMOD0<ADS> in AD mode control register "0" or ADMOD2<ADTRGE> in AD mode control register 2, and input falling edge on $\overline{\text{ADTRG}}$ pin. When AD conversion starts, the AD conversion busy flag ADMOD0<ADBF> will be set to "1", indicating that AD conversion is in progress.

During AD conversion, a falling edge input on the ADTRG pin will be ignored.

(4) AD conversion modes and the AD conversion end interrupt

The four AD conversion modes are:

- Channel fixed single conversion mode
- Channel scan single conversion mode
- Channel fixed repeat conversion mode
- Channel scan repeat conversion mode

The ADMOD0<REPEAT> and ADMOD0<SCAN> settings in AD mode control register 0 determine the AD mode setting.

Completion of AD conversion triggers an INTAD AD conversion end interrupt request. Also, ADMOD0<EOCF> will be set to "1" to indicate that AD conversion has been completed.

1. Channel fixed single conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to "00" selects conversion channel fixed single conversion mode.

In this mode, data on one specified channel is converted once only. When the conversion has been completed, the ADMOD0<EOCF> flag is set to "1", ADMOD0<ADBF> is cleared to "0", and an INTAD interrupt request is generated.

2. Channel scan single conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to "01" selects conversion channel scan single conversion mode.

In this mode, data on the specified scan channels is converted once only. When scan conversion has been completed, ADMOD0<EOCF> is set to "1", ADMOD0<ADBF> is cleared to "0", and an INTAD interrupt request is generated.

3. Channel fixed repeat conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to "10" selects conversion channel fixed repeat conversion mode.

In this mode, data on one specified channel is converted repeatedly. When conversion has been completed, ADMOD0<EOCF> is set to "1" and ADMOD0<ADBF> is not cleared to "0" but held at "1". INTAD interrupt request generation timing is determined by the setting of ADMOD0<ITM0>.

Clearing <ITM0> to "0" generates an interrupt request every time an AD conversion is completed.

Setting <ITM0> to "1" generates an interrupt request on completion of every fourth conversion.

4. Channel scan repeat conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to "11" selects conversion channel scan repeat conversion mode.

In this mode, data on the specified scan channels is converted repeatedly. When each scan conversion has been completed, ADMOD0<EOCF> is set to "1" and an INTAD interrupt request is generated. ADMOD0<ADBF> is not cleared to "0" but held at "1".

To stop conversion in a repeat conversion mode (e.g., in cases 3. and 4.), write "0" to ADMODO<REPEAT>. After the current conversion has been completed, the repeat conversion mode terminates and ADMODO<ADBF> is cleared to "0".

Switching to a halt state (IDLE2 mode with ADMOD1<I2AD> cleared to "0", IDLE1 mode or STOP mode) immediately stops operation of the AD converter even when AD conversion is still in progress. In repeat conversion modes (e.g., in cases 3. and 4.), when the halt is released, conversion restarts from the beginning. In single conversion modes (e.g., in cases 1. and 2.), conversion does not restart when the halt is released (the converter remains stopped).

Table 3.12.2 shows the relationship between the AD conversion modes and interrupt requests.

	Mode	Interrupt Request		ADMOD0	
	Midde	Generation	<itm0></itm0>	<repeat></repeat>	<scan></scan>
	Channel fixed single conversion mode	After completion of conversion	х	0	0
///	Channel scan single conversion mode	After completion of scan conversion	х	0	1
_	Channel fixed repeat	Every conversion	0	4	0
	conversion mode	Every fourth conversion	1	I	0
/	Channel scan repeat conversion mode	After completion of every scan conversion	Х	1	1

Table 3.12.2 Relationship between AD Conversion Modes and Interrupt Requests

X: Don't care

(5) AD conversion time

 $84 \text{ states} (4.2 \mu \text{s at } \text{fsys} = 20 \text{ MHz})$ are required for the AD conversion of one channel.

(6) Storing and reading the results of AD conversion

The AD conversion data upper and lower registers (ADREG0H/L to ADREGBH/L) store the results of AD conversion. (ADREG0H/L to ADREGBH/L are read-only registers.)

In channel fixed repeat conversion mode, the conversion results are stored successively in registers from ADREG0H/L to ADREGBH/L. In other modes from AN0 to AN11 conversion results are stored in from ADREG0H/L to ADREGBH/L respectively.

Table 3.12.3 shows the correspondence between the analog input channels and the registers which are used to hold the results of AD conversion.

Table 3.12.3 Correspondence between Analog Input Channels and AD Conversion Result Registers

Analog Input	AD Conversion	n Result Register
Channel (Port G/Port L)	Conversion Modes Other than at Right	Channel Fixed Repeat Conversion Mode (ADMOD0 <itm0> = "1")</itm0>
AN0	ADREG0H/L	
AN1	ADREG1H/L	
AN2	ADREG2H/L	
AN3	ADREG3H/L	ADREGOH/L
AN4	ADREG4H/L	
AN5	ADREG5H/L	ADREG1H/L
AN6	ADREG6H/L	\checkmark
AN7	ADREG7H/L	ADREG2H/L
AN8	ADREG8H/L	\downarrow
AN9	ADREG9H/L	ADREG3H/L
AN10	ADREGAH/L	
AN11	ADREGBH/L	\sim

The AD conversion data storage flag <ADRxRF> indicates whether the AD conversion result register has been read or not. When a conversion result is stored in the AD conversion result register, the flag is set to "1". When either of the AD conversion result registers (ADREGxH or ADREGxL) is read, the flag is cleared to "0". Reading the AD conversion result also clears the AD conversion end flag ADMOD0<EOCF> to "0".

Setting example:

1. Convert the analog input voltage on the AN3 pin and write the result to memory address 2800H using the AD interrupt (INTAD) processing routine.

```
Main routine:
                                             0
                   7
                      6
                          5
                              4
                                  3
                                      2
                                         1
                                                    Enable INTAD and set it to interrupt level 4.
INTEPAD
                   х
                                  Х
                                      1
                                         0
                                             0
ADMOD1
                   1
                       1
                          0
                              0
                                  0
                                      0
                                         1
                                             1
                                                    Set pin AN3 to be the analog input channel.
ADMOD0
                      Х
                          0
                              0
                                  0
                                     0
                                         0
                                                    Start conversion in channel fixed single conversion mode.
                  Х
                                             1
Interrupt routine processing example:
                                                    Read value of ADREG3L and ADREG3H into 16-bits
WA
               ← ADREG3H/L
                                                    general-purpose register WA.
                                                    Shift contents read into WA six times to right and "0" fill upper
WA
                  >>6
                                                    bits.
(2800H)
                                                    Write contents of WA to memory address 2800H.
                 WA
               ←
2. This example repeatedly converts the analog input voltages on the three pins AN0, AN1 and AN2, using channel
   scan repeat conversion mode.
                                                    Disable INTAD.
INTEPAD
                                         0
                                             0
                                  Х
                                      0
                                                    Set pins AN0 to AN2 to be the analog input channels.
ADMOD1
                          0
                              0
                                  0
                                      0
                                         1
                                             0
                   1
                      1
              ←
ADMOD0
                              0
                                                    Start conversion in channel scan repeat conversion mode.
                  Х
                      Х
                          0
                                  0
              ←
                                      1
                                         1
                                             1
X: Don't care, -: No change
```

3.13 Watchdog Timer (Runaway detection timer)


The TMP92CY23/CD23A contains a watchdog timer of runaway detecting.

The watchdog timer (WDT) is used to return the CPU to the normal state when it detects that the CPU has started to malfunction (runaway) due to causes such as noise. When the watchdog timer detects a malfunction, it generates a non-maskable interrupt INTWD to notify the CPU of the malfunction.

Connecting the watchdog timer output to the reset pin internally forces a reset. (The level of external RESET pin is not changed.)

3.13.1 Configuration

Figure 3.13.1 is a block diagram of the watchdog timer (WDT).



Note: Care must be exercised in the overall design of the apparatus since the watchdog timer may fail to function correctly due to external noise, etc.

3.13.2 Operation


The watchdog timer generates an INTWD interrupt when the detection time set in the WDMOD<WDTP1:0> has elapsed. The watchdog timer must be cleared "0" in software before an INTWD interrupt will be generated. If the CPU malfunctions (e.g., if runaway occurs) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter will overflow and an INTWD interrupt will be generated. The CPU will detect malfunction (runaway) due to the INTWD interrupt and in this case it is possible to return to the CPU to normal operation by means of an anti-malfunction program.

The watchdog timer begins operating immediately on release of the watchdog timer reset.

The watchdog timer is halted in IDLE1 or STOP mode.

When the device is in IDLE2 mode, the operation of WDT depends on the WDMOD<I2WDT> setting. Ensure that WDMOD<I2WDT> is set before the device enters IDLE2 mode.


The watchdog timer consists of a 22-stage binary counter which uses the clock fSYS as the input clock. The binary counter can output 2^{15} /fSYS, 2^{17} /fSYS, 2^{19} /fSYS and 2^{21} /fSYS.






The runaway detection result can also be connected to the reset pin internally.

In this case, the reset time will be between 22 and 29 system clocks (70.4 to 92.8 μ s at fosch = 10 MHz) as shown in Figure 3.13.3. After a reset, the fsys clock is fFPH/2, where fFPH is generated by dividing the high-speed oscillator clock (fosch) by sixteen through the clock gear function





3.13.3 Control Registers

The watchdog timer (WDT) is controlled by two control registers WDMOD and WDCR.

- (1) Watchdog timer mode register (WDMOD)
 - 1. Setting the detection time for the watchdog timer in <WDTP1:0>

This 2-bit register is used for setting the watchdog timer interrupt time used when detecting runaway.

On a reset this register is initialized to WDMOD<WDTP1:0> = "00".

The detection time for WDT is $2^{15}/f_{SYS}$ [s].

2. Watchdog timer enable/disable control register <WDTE>

At reset, the WDMOD<WDTE> is initialized to "1", enabling the watchdog timer.

To disable the watchdog timer, it is necessary to set this bit to "0" and to write the disable code (B1H) to the watchdog timer control register (WDCR). This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return the watchdog timer from the disabled state to the enabled state merely by setting <WDTE> to "1".

3. Watchdog timer out reset connection <RESCR>

This register is used to connect the output of the watchdog timer with the RESET terminal internally. Since WDMOD<RESCR> is initialized to "0" at reset, a reset by the watchdog timer will not be performed.

(2) Watchdog timer control register (WDCR)

This register is used to disable and clear the binary counter for the watchdog timer.

Disable control

The watchdog timer can be disabled by clearing WDMOD<WDTE> to "0" and then writing the disable code (B1H) to the WDCR register.

Enable control

WDCR(

Set WDMOD<WDTE> to "1".


Watchdog timer clear control


To clear the binary counter and cause counting to resume, write the clear code (4EH) to the WDCR register.

← 0 1 0 0 1 1 1 0 Write the clear code (4EH).

Note1: If the disable control is used, set the disable code (B1H) to WDCR after writing the clear code (4EH) once. (Please refer to setting example.)

Note2: If the watchdog timer setting is changed, change setting after setting to disable condition once.





3.14 Special timer for CLOCK

The TMP92CY23/CD23A includes a timer which is used for a clock operation.

An interrupt (INTRTC) can be generated each 0.0625[s] or 0.125[s] or 0.25[s] or 0.50[s] by using a low-frequency clock of 32.768 kHz. A clock function can be easily used.

Special timer for Clock can operate in all modes in which a low-frequency oscillation is operated. In addition, INTRTC can return from each standby mode except STOP mode.




Figure 3.14.2 Register for Special timer for CLOCK


3.15 Program patch logic

The TMP92CY23/CD23A has a program patch logic, which enables the user to fix the program code in the Internal ROM. Patch program must be read into Internal RAM from external memory during the startup routine.


Up to eight 4-byte sequences or banks (32-bytes in total) can be replaced with patch code. More significant code correction can be performed by replacing program code with 1-byte instruction code which generates a software interrupt (SWI) to make a branch to a specified location in the Internal RAM area.

The program patch logic only compares addresses in the Internal ROM area; it cannot fix the program code in the Internal peripheral, Internal RAM and external ROM areas.

Each of eight banks is independently programmable, and functionally equivalent. In the following sections, any references to bank0 also apply to other banks.



Block Diagram 3.15.1



Note: Don't set the same value to an address compare register (Bank0 to 7).

3.15.2 SFR Descriptions

The program patch logic consists of eight banks (0 to 7). Each bank is provided with 3-bytes of address compare registers (ROMCMP00 to ROMCMP72) and 4-bytes of address substitution registers (ROMSUBLL, ROMSUBLH, ROMSUBHL and ROMSUBHH).

			SAINKU AU		pare Reyis						
		7	6	5	4	3	2	1	0		
ROMCMP00	Bit symbol	ROMC07	ROMC06	ROMC05	ROMC04	ROMC03	ROMC02				
(1400H)	Read/Write			V	V		\sim				
	Reset State	0	0	0	0	~ 0 ((
	Function		_				$\langle O \rangle$				
			Targ	et ROM addr	ess (Lower 6	bits)					
))				
		E	BANK0 Add	dress Com	pare Regis	ster 1		\bigcirc			
		7	6	5	4	3	2		0		
ROMCMP01	Bit symbol	ROMC15	ROMC14	ROMC13	ROMC12	ROMC11	ROMC10	ROMC09	ROMC08		
(1401H)	Read/Write		$(\checkmark \psi) \diamond (\bigcirc) \diamond$								
	Reset State	0	0	0	$\bigcirc \bigcirc $	0			0		
	Function			Targ	et ROM addr	ess (Middle 8	bits				
				473		((Δ)				
		_			∖	$\overline{\alpha}$					
	<hr/>		BANK0 Add	dress Com	pare Regis	ster 2))				
		7	6 <	5	4	3	2	1	0		
ROMCMP02	Bit symbol	ROMC23	ROMC22	ROMC21	ROMC20	ROMC19	ROMC18	ROMC17	ROMC16		
(1402H)	Read/Write			γ	Y	\sim					
	Reset State	0	0	\mathcal{I}_{o}	0	0	0	0	0		
	Function		(C)	Targ	et ROM addr	ess (Upper 8	bits)				
N	ote 1: A read-m	odify-write or	peration cann	ot be perform	ed in ROMC	MP00. ROMO	CMP01 and R	OMCMP02 re	aisters.		

BANK0 Address Compare Register 0

Note 1: A read-modify-write operation cannot be performed in ROMCMP00, ROMCMP01 and ROMCMP02 registers. Note 2: The 0 and 1 of ROMCMP00 are read as underfined values.

Figure 3.15.2 Address Compare Registers (Bank0)

		E	3ANK1 Ado	dress Com	pare Regis	ster 0			
		7	6	5	4	3	2	1	0
ROMCMP10	Bit symbol	ROMC07	ROMC06	ROMC05	ROMC04	ROMC03	ROMC02	/	/
(1408H)	Read/Write				V	•			
	Reset State	0	0	0	0	0	0		
	Function		Targ	et ROM addr	ess (Lower 6	bits)	$\langle \rangle$		
		E	BANK1 Add	dress Com	pare Regis	ster 1			
		7	6	5	4	3	7/2	1	0
ROMCMP11	Bit symbol	ROMC15	ROMC14	ROMC13	ROMC12	ROMC11	ROMC10	ROMC09	ROMC08
(1409H)	Read/Write			•	V	27			
	Reset State	0	0	0	0	(0)	P 0	0	0
	Function			-			/	\frown	
				larg	et ROM addr	ess (Middle 8	bits)	$\langle \bigcirc \rangle$	
		_			$\overline{\Box}$		<u>A</u>		
					pare Regis	ster 2 3			0
		7	6	5			2		0
ROMCMP12	Bit symbol	ROMC23	ROMC22	ROMC21	ROMC20	ROMC19	ROMC18	ROMC17	ROMC16
(140AH)	Read/Write				v v		$\mathcal{S}_{\mathcal{A}}$		
	Reset State Function	0	0	0	Ŏ	0	_0	0	0
	Function			Targ	et ROM addr	ess (Upper 8	bits)		
	lote 1: A read-m lote 2: The 0 an	d 1 of ROMC	MP10 are rea	ad as underfi					-
)				

		E	BANK2 Add	dress Com	pare Regis	ster 0			
		7	6	5	4	3	2	1	0
ROMCMP20	Bit symbol	ROMC07	ROMC06	ROMC05	ROMC04	ROMC03	ROMC02		
(1410H)	Read/Write			N	V				
	Reset State	0	0	0	0	0	0		
	Function		Targ	et ROM addr	ess (Lower 6	bits)			
	<	E	BANK2 Add	dress Com	pare Regis	ster 1		\geq	
		7	6	5	4	3	7/2	1	0
ROMCMP21	Bit symbol	ROMC15	ROMC14	ROMC13	ROMC12	ROMC11	ROMC10	ROMC09	ROMC08
(1411H)	Read/Write					N	\bigcirc	•	
	Reset State	0	0	0	0	(0)	P 0	0	0
	Function							\frown	
				Targ	et ROM addr	ess (Middle 8	bits)	$\langle \bigcirc \rangle$	
							R		
		E	BANK2 Add	dress Com	pare Regis	ster 2	\sim (C		
		7	6	5	4	3	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	(1)	0
ROMCMP22	Bit symbol	ROMC23	ROMC22	ROMC21	ROMC20	ROMC19	ROMC18	ROMC17	ROMC16
(1412H)	Read/Write			40	V V	<u>v</u> (\bigcirc	i	
	Reset State	0	0	0	Ő	0	~0	0	0
	Function					ess (Upper 8			
		Figure 3	15.4 Add	Iress Comp	bare Regis	ters (Bank	2)		
		\mathcal{T}	5						
		7							
\sim	\bigcirc	/	4(
		$\left(\right) $	\bigcirc						
	>		\geq						

	7	6	-					
D		0	5	4	3	2	1	0
Bit symbol	ROMC07	ROMC06	ROMC05	ROMC04	ROMC03	ROMC02		
Read/Write			V	V			/	
Reset State	0	0	0	0	0	0	/	
Function		Targe	et ROM addr	ess (Lower 6	6 bits)			
	B	ANK3 Ado	dress Corr	ipare Red	ister 1)r	
	7	6	5	4	3	(2)	1	0
Bit symbol	ROMC15	ROMC14	ROMC13	ROMC12	ROMC11	ROMC10	ROMC09	ROMC08
Read/Write				V	v (()7		
Reset State	0	0	0	0	Contraction of the second seco	o	0	0
Function			Targe	t ROM addr	ess (Middle a	8 bits)		\geqslant
	B	ANK3 Add	lress Corr	pare Reg	ister 2	\diamond		
	7	6	5	4	3	2		0
Bit symbol	ROMC23	ROMC22	ROMC21	ROMC20	ROMC19	ROMC18	ROMC17	ROMC16
Read/Write				V V	V			
Reset State	0	0	0	<u> </u>	0		0	0
Function		<	Targe	et ROM addr	ess (Upper 8	3 bits)		
	Reset State Function Bit symbol Read/Write Reset State Function Bit symbol Read/Write Read/Write Reset State	Reset State 0 Function B 7 Bit symbol ROMC15 Read/Write Reset State 0 Function B 7 Bit symbol ROMC23 Read/Write Reset State 0	Reset State 0 0 Function Targe BANK3 Add 7 6 Bit symbol ROMC15 Read/Write Reset State 0 Function Bit symbol ROMC15 ROMC14 Read/Write Bank3 Add Function Bank3 Add Reset State 7 6 Bit symbol ROMC23 ROMC22 Read/Write Reset State 0 0	Reset State 0 0 0 Function Target ROM addr BANK3 Address Com 7 6 5 Bit symbol ROMC15 ROMC14 ROMC13 Read/Write 0 0 0 Function Target Target Bank3 Address Com Target Target Bank4 Tar	Reset State 0 0 0 Function Target ROM address (Lower 6 BANK3 Address Compare Reg 7 6 5 4 Bit symbol ROMC15 ROMC14 ROMC13 ROMC12 Read/Write v v Reset State 0 0 0 Function Target ROM address Compare Reg Bit symbol ROMC23 ROMC22 ROMC21 Read/Write v Read/Write v BANK3 Address Compare Reg 7 6 5 4 Bit symbol ROMC23 ROMC22 ROMC21 ROMC20 Read/Write v v Reset State 0 0 0 Read/Write v Reset State 0 0 0 0	Reset State 0 0 0 0 0 Function Target ROM address (Lower 6 bits) BANK3 Address Compare Register 1 7 6 5 4 3 Bit symbol ROMC15 ROMC14 ROMC13 ROMC12 ROMC11 Read/Write W W W W W Reset State 0 0 0 0 0 Function Target ROM address (Middle state) W W BANK3 Address Compare Register 2 7 6 5 4 3 Bit symbol ROMC23 ROMC22 ROMC21 ROMC20 ROMC19 Read/Write W W W W W Read/Write 0 0 0 0 0 Read/Write W W W W W Reset State 0 0 0 0 0 0	Reset State 0 <th< td=""><td>Reset State 0 <th< td=""></th<></td></th<>	Reset State 0 <th< td=""></th<>

BANK3 Address Compare Register 0

Note 1: A read-modify-write operation cannot be performed in ROMCMP30, ROMCMP31 and ROMCMP32 registers. Note 2: The 0 and 1 of ROMCMP30 are read as underfined values.

Figure 3.15.5 Address Compare Registers (Bank3)

		D	ANK4 Add	liess Con	ipare Reg	ister u			
		7	6	5	4	3	2	1	0
ROMCMP40	Bit symbol	ROMC07	ROMC06	ROMC05	ROMC04	ROMC03	ROMC02		
(1420H)	Read/Write		_	V	V		_		
	Reset State	0	0	0	0	0	0	/	
	Function		Targe	et ROM addr	ess (Lower 6	6 bits)			
		В	ANK4 Add	lress Corr	pare Reg	ister 1)r	
		7	6	5	4	3	(2)	1	0
ROMCMP41	Bit symbol	ROMC15	ROMC14	ROMC13	ROMC12	ROMC11	ROMC10	ROMC09	ROMC08
(1421H)	Read/Write				V	N (()7		
	Reset State	0	0	0	0	0	0	0	0
	Function			Targe	t ROM addr	ess (Middle	8 bits)		>
		В	ANK4 Add	lress Corr	pare Reg	ister 2	\diamond		
	/	7	6	5	4	3	2		0
ROMCMP42	Bit symbol	ROMC23	ROMC22	ROMC21	ROMC20	ROMC19	ROMC18	ROMC17	ROMC16
(1422H)	Read/Write				<u>v</u>	N			
	Reset State	0	0	0	∕>o	0		0	0
	Function		<	Targe	et ROM addr	ess (Upper 8	3 bits)		

BANK4 Address Compare Register 0

Note 1: A read-modify-write operation cannot be performed in ROMCMP40, ROMCMP41 and ROMCMP42 registers. Note 2: The 0 and 1 of ROMCMP40 are read as underfined values.

Figure 3.15.6 Address Compare Registers (Bank4)

		В	ANK5 Add	dress Com	npare Reg	ister 0							
		7	6	5	4	3	2	1	0				
ROMCMP50	Bit symbol	ROMC07	ROMC06	ROMC05	ROMC04	ROMC03	ROMC02						
(1428H)	Read/Write			V	V	i	i						
	Reset State	0	0	0	0	0	0						
	Function		Targe	et ROM addr	ess (Lower 6	6 bits)							
BANK5 Address Compare Register 1													
7 6 5 4 3 2 1													
ROMCMP51	Bit symbol	ROMC15	ROMC14	ROMC13	ROMC12	ROMC11	ROMC10	ROMC09	ROMC08				
(1429H)	Read/Write				V	N C							
	Reset State	0	0	0	0	Q) >0	0	0				
	Function		Target ROM address (Middle 8 bits)										
BANK5 Address Compare Register 2													
		7	6	5	4	3	2	21)	0				
ROMCMP52	Bit symbol	ROMC23	ROMC22	ROMC21	ROMC20	ROMC19	ROMC18	ROMC17	ROMC16				
(142AH)	Read/Write												
	Reset State	0	0	0	Õ	0		0	0				
	Function			Targe	et ROM addr	ess (Upper 8	8 bits)						
N	ote 1: A read-mo	dify-write op	eration cann	ot be perforn	ned in ROM	CMP50, ROM	MCMP51 and	ROMCMP5	52 registers.				
N	ote 2: The 0 and	1 of ROMCM	MP50 are rea	ad as underf	ined values.								
		Figure 3.	15.7 Add	ress Com	pare Regi	sters (Bar	1k5)						
		<u> </u>	()			,	,						
		$\overline{\Box}$		~	\mathbb{Z}	\rangle							
		$\langle \langle \rangle \rangle$	$\left(\right)$		$\langle \rangle$								
			シー	(7)	$\langle \uparrow \rangle$								
					Ĺ								
		\langle											

/

		2			ipare riteg									
		7	6	5	4	3	2	1	0					
ROMCMP60	Bit symbol	ROMC07	ROMC06	ROMC05	ROMC04	ROMC03	ROMC02	/						
(1430H)	Read/Write			V	V			/						
	Reset State	0	0	0	0	0	0	/						
	Function		Targe	et ROM addr	ess (Lower (ô bits)								
		В	ANK6 Add	dress Corr	npare Reg	ister 1		$\overline{\langle}$						
	/	7	6	5	4	3	72	1	0					
ROMCMP61	Bit symbol	ROMC15	ROMC14	ROMC13	ROMC12	ROMC11	ROMC10	ROMC09	ROMC08					
(1431H)	Read/Write		W											
	Reset State	0	0	0	0	0) >0	0	0					
	Function		Target ROM address (Middle 8 bits)											
		В	ANK6 Add	dress Com	npare Reg	ister 2	~ ((55						
		7	6	5	4	3	2	$\overline{\mathcal{L}}(n)$	0					
ROMCMP62	Bit symbol	ROMC23	ROMC22	ROMC21	ROMC20	ROMC19	ROMC18	ROMC17	ROMC16					
(1432H)	Read/Write			20		V	$(\bigcirc$	~						
	Reset State	0	0	0	0	0		0	0					
	Function			Targe	et ROM addr	ess (Upper 8	3 bits)							
Ν	lote 1: A read-mo	difv-write op	eration cann	ot be perforn	ned in ROM	CMP60. ROM	ACMP61 and		62 registers.					
Note 2: The 0 and 1 of ROMCMP60 are read as underfined values. Figure 3.15.8 Address Compare Registers (Bank6)														
		Figure 3	15.8 Add	ress Com	pare Reg	isters (Bai	nk6)							

BANK6 Address Compare Register 0

		В	ANK7 Add	dress Corr	npare Reg	ister 0							
		7	6	5	4	3	2	1	0				
ROMCMP70	Bit symbol	ROMC07	ROMC06	ROMC05	ROMC04	ROMC03	ROMC02	/	/				
(1438H)	Read/Write			V	V				/				
	Reset State	0	0	0	0	0	0		/				
	Function		Targe	et ROM addr	ess (Lower 6	6 bits)							
		В	ANK7 Add	dress Corr	pare Reg	ister 1		5					
		7	6	5	4	3	$\overline{2}$	1	0				
ROMCMP71	Bit symbol	ROMC15	ROMC14	ROMC13	ROMC12	ROMC11	ROMC10	ROMC09	ROMC08				
(1439H)	Read/Write	ICONIC 13	NOMO 14	ICONIC 13		~ ~ ~		ICONIC03	IXOMC00				
(140011)	Reset State	0											
	Function	0	0	0	0		<u> </u>	0	0				
	Tuncton			Targe	t ROM addr	ess (Middle	8 bits)		\geq				
		В	ANK7 Add	dress Corr	pare Reg	ister 2	~ ((5					
		7	6	5	4	3	2	(1)	0				
ROMCMP72	Bit symbol	ROMC23	ROMC22	ROMC21	ROMC20	ROMC19	ROMC18	ROMC17	ROMC16				
(143AH)	Read/Write	RUIVIC23	RUNUZZ	ROIVICZ		V	ROIVICTO	KOIVIC17	RUNCIO				
(140/41)	Reset State	0	0	0	0	0	$\left(\bigcup_{0} \right)$	0	0				
	Function	0	Ū		\rightarrow	ess (Upper)	77^	Ū	0				
	Note 1: A read-mo	1 of ROMC		ad as underf	ined values.				2 registers				
					bene itogi		,						
~			A C										


		BA	NK0 Addr	ess substit	ution Regi	ster LL			
		7	6	5	4	3	2	1	0
ROMSUB0LL	Bit symbol	ROMS07	ROMS06	ROMS05	ROMS04	ROMS03	ROMS02	ROMS01	ROMS00
(1404H)	Read/Write				V	V			
	Reset State	0	0	0	0	0	<u> </u>	0	0
	Function								
					Patch code (Lower 8 bits)			
)	
		BA	NK0 Addro	ess substit	ution Regi	ster LH	776		
		7	6	5	4	3	2	1	0
ROMSUB0LH	Bit symbol	ROMS15	ROMS14	ROMS13	ROMS12	ROMS11	ROMS10	ROMS09	ROMS08
(1405H)	Read/Write				V	v ()			
	Reset State	0	0	0	0 (o	0	0	0
	Function				Butter			1(>>	
					Patch code (Upper 8 bits)	R		
						$\left(\right)$	()		
		BA	NK0 Addro	ess substit	ution Regi	ster HL	No Si	$\mathcal{I}(\mathcal{A})$	
		7	6	5	4	3	2		0
ROMSUB0HL	Bit symbol	ROMS23	ROMS22	ROMS21	ROMS20	ROMS19	ROMS18	ROMS17	ROMS16
(1406H)	Read/Write				V V	V			
	Reset State	0	0	0	0	0(7/	() O	0	0
	Function		~		Dotob codo /	Lower 8 bits)	J		
				$\langle \langle \rangle$	Fatch code (Lower o bits)			
			$(\subset$	$\mathcal{I}_{\mathcal{I}}$					
I	<	BA	NK0 Addre	ess substit	ution Regis	ster HH			
		7	6	5	<4	3	2	1	0
ROMSUB0HH	Bit symbol	ROMS31	ROMS30	ROMS29	ROMS28	ROMS27	ROMS26	ROMS25	ROMS24
(1407H)	Read/Write	6		~		V			
	Reset State	o((/	() o	0	0	0	0	0	0
	Function	\sim	<u>ک</u>	(\mathcal{O})		Linner Ohite)			
			7 <	$\geq 1/2$	Palch code (Upper 8 bits)			
N	ote: A read-m	odify-write o	peration can	not be perfo	rmed in RO	MSUB0LL, F	ROMSUBOLH	, ROMSUB0	HL and
	ROMSUB	0HH register	s. 🔨						
	\bigtriangledown			$\langle \rangle$					
		Figure 3.1	5.10 Addr	ress Subst	itution Red	isters (Bar	nk ())		
\sim	(())								
		\sim (($\sim \sim$						
		(\bigcirc)	\bigcirc						
			\smile						


		BA	NK1 Addr	ess substit	ution Regi	ster LL						
		7	6	5	4	3	2	1	0			
ROMSUB1LL	Bit symbol	ROMS07	ROMS06	ROMS05	ROMS04	ROMS03	ROMS02	ROMS01	ROMS00			
(140CH)	Read/Write				V	V						
	Reset State	0	0	0	0	0	∧ 0	0	0			
	Function				Patch code (Lower 8 bits)						
		BA	NK1 Addre	ess substit	ution Regi	ster LH	774)				
		7	6	5	4	3	\bigcirc_2	1	0			
ROMSUB1LH	Bit symbol	ROMS15	ROMS14	ROMS13	ROMS12	ROMS11	ROMS10	ROMS09	ROMS08			
(140DH)	Read/Write	riomorio	Romorr	Remote		v		Remote	rtomooo			
· · ·	Reset State	0	0	0	0 (0	0	0	0			
	Function	Patch code (Upper 8 bits)										
					Patch code (Upper 8 bits)	<u>s</u>					
		BA	NK1 Addre	ess substit	ution Regi	ster HL	\circ					
		7	6	5	4	3	2		0			
ROMSUB1HL	Bit symbol	ROMS23	ROMS22	ROMS21	ROMS20	ROMS19	ROMS18	ROMS17	ROMS16			
(140EH)	Read/Write					V						
	Reset State	0	0	0	0	6(7/	0	0	0			
	Function		<		Patch code (Lower 8 bits)	Ŋ					
		BA	NK1 Addre	ess substit	ution Regis	ster HH						
		7	6	5	<4	3	2	1	0			
ROMSUB1HH	Bit symbol	ROMS31	ROMS30	ROMS29	ROMS28	ROMS27	ROMS26	ROMS25	ROMS24			
(140FH)	Read/Write	(~		V						
	Reset State	0	0	0	0	0	0	0	0			
	Function) , <	$ (\mathbb{Z}) $	Patch code (Upper 8 bits)						
N	ote: A read-m	odifv-write o	peration can	not be perfo	rmed in RO	MSUB1LL. F	ROMSUB1LH	. ROMSUB1	HL and			
		1HH register						,				
		in in regiotor										
		~	~	\searrow								
		Eiguro 3.1	5.11 Addr	occ Subeti	itution Pea	istors (Bar	ok 1)					
~	()	Figure 5.1			itution Key	isters (Dai	IK I)					
		~ ((\sim									
)/										


		BA	NK2 Addr	ess substit	ution Regi	ster LL					
		7	6	5	4	3	2	1	0		
ROMSUB2LL	Bit symbol	ROMS07	ROMS06	ROMS05	ROMS04	ROMS03	ROMS02	ROMS01	ROMS00		
(1414H)	Read/Write		i	i	V	V	i	i			
	Reset State	0	0	0	0	0	0	0	0		
	Function				Patch code (Lower 8 bits)					
		BA	NK2 Addre	ess substit	ution Regi	ster LH		7			
		7	6	5	4	3	2	1	0		
ROMSUB2LH	Bit symbol	ROMS15	ROMS14	ROMS13	ROMS12	ROMS11	ROMS10	ROMS09	ROMS08		
(1415H)	Read/Write				V	v (()	2				
	Reset State	eset State 0 0 0 0 0 0 0 0									
	Function				Patch code (Upper 8 bits)	~	$\langle \langle \rangle \rangle$			
BANK2 Address substitution Register HL											
		7	6	5	4	3	2	1	0		
ROMSUB2HL	Bit symbol	ROMS23	ROMS22	ROMS21	ROMS20	ROMS19	ROMS18	ROMS17	ROMS16		
(1416H)	Read/Write				<u> </u>	N					
	Reset State	0	0	0	0	07	0	0	0		
	Function		<	(\bigcirc)	Patch code (Lower 8 bits)	Ŋ				
		BA	NK2 Addre	ess substit	ution Regis	ster HH					
		7	6	5	_4	3	2	1	0		
ROMSUB2HH	Bit symbol	ROMS31	ROMS30	ROMS29	ROMS28	ROMS27	ROMS26	ROMS25	ROMS24		
(1417H)	Read/Write	($\langle C \rangle$	V					
	Reset State	0(7	() O	0 <	0	0	0	0	0		
	Function		\mathcal{Y}	$ \langle 0 \rangle $	Patch code (Upper 8 bits)					
N	lote: A read-m	odify-write o	peration can	not be perfo	rmed in RO	MSUB2LL, F	OMSUB2LH	, ROMSUB2	HL and		
	ROMSUB	2HH register	s. <								
	\sim			$\langle \rangle$							
		5	\land	\sim							
	- T	figure 3.15	5.12 Addre	ess Substi	tution Regi	isters (Ban	ks 2)				
\sim	(())		\sim								
		\sim (($ \longrightarrow $								
		$\left(\left(\right) \right)$									
	>		\geq								


		BA	NK3 Addro	ess substit	ution Regi	ster LL					
		7	6	5	4	3	2	1	0		
ROMSUB3LL	Bit symbol	ROMS07	ROMS06	ROMS05	ROMS04	ROMS03	ROMS02	ROMS01	ROMS00		
(141CH)	Read/Write		Ii	<u> </u>	V	V	<u> </u>	i			
	Reset State	0	0	0	0	0	0	0	0		
	Function				Patch code (Lower 8 bits)					
I		BA	NK3 Addre	ess substit	ution Regis	ster LH		7			
		7	6	5	4	3 ((2	1	0		
ROMSUB3LH	Bit symbol	ROMS15	ROMS14	ROMS13	ROMS12	ROMS11	ROMS10	ROMS09	ROMS08		
(141DH)	Read/Write					v (()	2				
	Reset State 0 <th< td=""></th<>										
	Function Patch code (Upper 8 bits)										
BANK3 Address substitution Register HL											
		7	6	5	4	3	_ 2		0		
ROMSUB3HL	Bit symbol	ROMS23	ROMS22	ROMS21	ROMS20	ROMS19	ROMS18	ROMS17	ROMS16		
(141EH)	Read/Write			\sim		v	\mathcal{T}				
	Reset State	0	0	0	> 0	0)0	0	0		
	Function		<		Patch code (Lower 8 bits)	Ŋ				
I		BA	NK3 Addre	ess substit	ution Regis	ster HH					
		7	6	5	_4	3	2	1	0		
ROMSUB3HH	Bit symbol	ROMS31	ROMS30	ROMS29	ROMS28	ROMS27	ROMS26	ROMS25	ROMS24		
(141FH)	Read/Write					V					
	Reset State	0(7)	/ <u>(</u> 0	0 <	0	0	0	0	0		
	Function		\mathcal{I}		Patch code (Upper 8 bits)					
N	lote: A read-m	odify-write o	peration can	not be perfo	rmed in ROI	MSUB3LL, R	OMSUB3LH	, ROMSUB3	HL and		
		3HH register				,		,			
	$\land \land$										
	F F	Figure 3 15	5.13 Addre	ess Substit	tution Reai	sters (Ban	ks 3)				
\frown	(\bigcirc)										
		$\sim ($	\sim								
		$(\langle \rangle)$	\bigcirc								
	>		\geq								
	-										

92CY23-313









3.15.3 Operation

(1) Replacing data


Correction procedure:

Load the address compare registers ROMCMPx0 to ROMCMPx2 (banks No. x = 0 to 7) with the target address where ROM data need be replaced. Store 4-byte patch code in the ROMSUBxLL, ROMSUBxLH, ROMSUBxHL and ROMSUBxHH (banks No. x = 0 to 7) registers.

After each register store , when the CPU address matches the value stored in the ROMCMPx0 to ROMCMPx2 (banks No. x = 0 to 7) registers, the program patch logic disables RD output to the internal ROM and drives out the code stored in the ROMSUBxLL to ROMSUBxHH (banks No. x = 0 to 7) to the internal bus. The CPU thus fetches the patch code.

The following shows some examples:

Examples:



a. Replacing 00H at address FF1230H with AAH


Figure 3.15.18 Example Patch Code Implementation

b.	Replacing 33H at address FF1233H with B	BH
----	---	----

_		7	6	5	4	3	2	1	0
ROMCMP00	←	0	0	1	1	0	0	0	0
ROMCMP01	←	0	0	0	1	0	0	1	0
ROMCMP02	←	1	1	1	1	1	1	1	1
ROMSUB0LL	←	0	0	0	0	0	0	0	0
ROMSUB0LH	←	0	0	0	1	0	0	0	1
ROMSUB0HL	←	0	0	1	0	0	0	1	0
ROMSUB0HH	←	1	0	1	1	1	0	1	1

Stores 30H in address compare register 0 for bank0. Stores 12H in address compare register 1 for bank0. Stores FFH in address compare register 2 for bank0.

Store 00H in address substitution register LL for bank0 Store 11H in address substitution register LH for bank0 Store 22H in address substitution register HL for bank0. Store BBH in address substitution register HH for bank0.




c. Replacing 00H at address FF1230H with AAH, 11H at address FF1231H with BBH, 22H at address FF1232H with CCH and 33H at address FF1233H with DDH

_		7	6	5	4	3	2	1	0
ROMCMP00	←	0	0	1	1	0	0	0	0
ROMCMP01	←	0	0	0	1	0	0	1	0
ROMCMP02	←	1	1	1	1	1	1	1	1
ROMSUB0LL	←	1	0	1	0	1	0	1	0
ROMSUB0LH	←	1	0	1	1	1	0	1	1
ROMSUB0HL	←	1	1	0	0	1	1	0	0
ROMSUB0HH	←	1	1	0	1	1	1	0	1

Stores 30H in address compare register 0 for bank0. Stores 12H in address compare register 1 for bank0. Stores FFH in address compare register 2 for bank0.

Store AAH in address substitution register LL for bank0 Store BBH in address substitution register LH for bank0. Store CCH in address substitution register HL for bank0. Store DDH in address substitution register HH for bank0.



d. Replacing 11H at address FF1231H with AAH, 22H at address FF1232H with BBH, 33H at address FF1233H with CCH and 44H at address FF1234H with DDH (Requiring two banks)

			7	6	5	4	3	2	1	0
	ROMCMP00	←	0	0	1	1	0	0	0	0
	ROMCMP01	←	0	0	0	1	0	0	1	0
	ROMCMP02	←	1	1	1	1	1	1	1	1
	ROMSUB0LL	←	0	0	0	0	0	0	0	0
	ROMSUB0LH	←	1	0	1	0	1	0	1	0
	ROMSUB0HL	←	1	0	1	1	1	0	1	1
	ROMSUB0HH	←	1	1	0	0	1	1	0	0
	ROMCMP10	←	0	0	1	1	0	1	0	0
	ROMCMP11	←	0	0	0	1	0	0	1	0
	ROMCMP12	←	1	1	1	1	1	1	1	1
	ROMSUB1LL	←	1	1	0	1	1	1	0	1
	ROMSUB1LH	←	0	1	0	1	0	1	0	1
ļ	ROMSUB1HL	←	0	1	1	0	0	1	1	0
l	ROMSUB1HH	←	0	1	1	1	0	1	1	1
										(

Stores 30H in address compare register 0 for bank0. Stores 12H in address compare register 1 for bank0. Stores FFH in address compare register 2 for bank0.

Store 00H in address substitution register LL for bank0 Store AAH in address substitution register LH for bank0. Store BBH in address substitution register HL for bank0 Store CCH in address substitution register HH for bank0

Stores 34H in address compare register 0 for bank1. Stores 12H in address compare register 1 for bank1. Stores FFH in address compare register 2 for bank1.

Store DDH in address substitution register LL for bank1 Store 55H in address substitution register LH for bank1 Store 66H in address substitution register HL for bank1. Store 77H in address substitution register HH for bank1.




Figure 3.15.21 Example Patch Code Implementation

(2) Using an interrupt to cause a branch

A wider range of program code can also be fixed using a software interrupt (SWI). With a patch code loaded into on-chip RAM, the program patch logic can be used to replace program code at a specified address with a single-byte SWI instruction, which causes a branch to the patch program.

Note that this method can only be used if the original ROM data has been developed with <u>on-chip RAM addresses specified as SWI vector addresses</u>.

Correction procedure:

Load the address compare registers ROMCMPx0 to ROMCMPx2 (x = bank No. 0 to 7) with the start address of the program code that is to be fixed. If it is an even address, store an SWI instruction code (e.g., SWI: F9H) in ROMSUBxLL or ROMSUBxHL. If the start address is an odd address, store an SWI instruction code in ROMSUBxLH or ROMSUBxHH. When the data for the purpose of substitution is required only for 1 to 3 bytes, please set the same data as original ROM data to the remaining data.

When the CPU address matches the value stored in the ROMCMPx0 to ROMCMPx2 registers, the program patch logic disables RD output to the internal ROM and drives out the SWI instruction code to the internal bus. Upon fetching the SWI code, the CPU makes a branch to the internal RAM area to execute the preloaded code.


At the end of the patch program executed from the internal RAM, the CPU directly rewrites the saved PC value so that it points to the address following the patch code, and then executes a RETI.

The following shows an example:

Example: Fixing a program within the range from FF5000H to FF507FH

Before developing the original ROM data, set the SWI1 vector reference address to 002500H (on chip RAM area).

Use the startup routine to load the patch code to on-chip RAM (002500H to 0025EFH). Store the start address (FF5000H) of the ROM area to be fixed in the ROMCMP00 to ROMCMP02. Store the SWI1 instruction code (F9H) in the ROMSUBOLL and the current data at FF5001H (AAH) in the ROMSUBOLH and the current data at FF5002H (BBH) in the ROMSUBOHL and the current data at FF5003 (CCH) in the ROMSUBOHH. When the CPU address matches the value stored in ROMCMP00 to ROMCMP02, the program patch logic replaces the ROM-based code at FF5000H with F9H. The CPU then executes the SWI1 instruction, which causes a branch to 002500H in the on-chip RAM area. After executing the patch program the CPU finally rewrites the saved PC value to FF5080H and executes a RETI.



4. Electrical Characteristics

4.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Power Supply Voltage	V _{CC}	-0.5 to 4.0	V
Input Voltage	V _{IN}	-0.5 to V _{CC} + 0.5	V
Output Current (1 pin) Except PN1, PN2, PN4 and PN5	I _{OL}	2	mA
Output Current (1 pin) PN1, PN2, PN4 and PN5	I _{OL2}	3.5	mA
Output Current (1 pin)	I _{OH}	(-2)	mA
Output Current (Total)	Σl _{OL}	80)	mA
Output Current (Total)	ΣΙΟΗ	-80	mA
Power Dissipation (Ta = 85° C)	P _D ((600	mW
Soldering Temperature (10 s)	T _{SOLDER}	260	°C
Storage Temperature	T _{STG}	-65 to 150	°C
Operation Temperature	TOPR	─ _40 to 85	√ ∞

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, the device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Solderability

Test parameter	Test condition	Note
Solderability	 (1) Use of Sn-37Pb solder Bath Solder bath temperature =230°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux (2) Use of Sn-3.0Ag-0.5Cu solder bath Solder bath temperature =245°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux 	Pass: solderability rate until forming ≥ 95%

4.2 DC Electrical Characteristics (1/2)

Parameter	Symbol	Min	Тур.	Max	Unit	Condition
Power Supply Voltage (DVCC = AVCC) (DVSS = AVSS = 0V)	Vcc	3.0		3.6	V	(TMP92CY23) X1= 6 to 10 MHz (At the time of PLL use) X1 = 6 to 40 MHz (At the time of PLL un-use) XT1 = 30 to 34 KHz (TMP92CD23A) X1 = 6 to 10 MHz XT1 = 30 to 34kHz
Input Low Voltage for P00 to P07 (D0 to D7) P10 to P17 (D8 to D15)	V _{ILO}			0.6		
Input Low Voltage for P40 to P47 (A0 to A7) P50 to P57 (A8 to A15) P60 to P67 (A16 to A23) P76, P77 P80 to P82	V _{IL1}			0.3 × V _{CC}		
Input Low Voltage for P70 to P73, P83 PC0 to PC3, PD0 to PD4 PF0 to PF5, PG0 to PG7 PL0 to PL3, PN0, PN3	V _{IL2}	-0.3		0.25 × V _{CC}	V	
RESET, NMI, P74(INT0)	V _{IL2a}			$0.2 \times V_{CC}$		
Input Low Voltage for AM0, AM1	V _{IL3}			0.3	$\langle \ \rangle$	
Input Low Voltage for X1, XT1(P76)	V _{IL4}		\bigcirc	$0.2 \times V_{CC}$		
Input Low Voltage for PN1, PN2, PN4, PN5	V _{IL5}			$0.3 \times V_{CC}$		
Input High Voltage for P00 to P07 (D0 to D7) P10 to P17 (D8 to D15)	VIHO	2.0			v	
Input High Voltage for P40 to P47 (A0 to A7) P50 to P57 (A8 to A15) P60 to P67 (A16 to A23) P76, P77, P80 to P82	VIH1	0.7 × V _{CC}				
Input High Voltage for P70 to P73, P83 PC0 to PC3, PD0 to PD4 PF0 to PF5, PG0 to PG7	V _{IH2}	0.75 × V _{CC}		V _{CC} + 0.3		
PL0 to PL3, PN0, PN3		(())	× ·			
RESET, NMI, P74(INT0)	V _{IH2a}	$0.8 \times V_{CC}$]		
Input High Voltage for AM0, AM1	V _{IH3}	V _{CC} =0.3				
Input High Voltage for X1, XT1(P76)	V _{IH4}	$0.8 \times V_{CC}$				
Input High Voltage for PN1, PN2, PN4, PN5	V _{IH5}	$0.7\times V_{CC}$		5.5		

	Parameter	Symbol	Min	Тур.	Max	Unit	Condition
Οι	itput Low Voltage	V _{OL}			0.45		I _{OL} = 1.6 mA
	Itput Low Voltage for I1, PN2, PN4, PN5	V _{OL2}			0.4	V	I _{OL} = 3.0 mA
Ou	itput High Voltage	V _{OH}	2.4				I _{OH} = -400 μA
Inp	out Leakage Current	ILI		0.02	±5	μA	$0.0 \leq Vin \leq V_{CC}$
Ou	itput Leakage Current	I _{LO}		0.05	±10	μΑ	$0.2 \leq \text{Vin} \leq \text{V}_{\text{CC}} - 0.2$
	wer Down Voltage at STOP r STOP, RAM back-up)	V _{STOP}	1.8		3.6	><	$\begin{split} V_{\text{JL2}} = & 0.2 \times V_{\text{CC}}, \\ V_{\text{IH2}} = & 0.8 \times V_{\text{CC}} \end{split}$
Ρu	II-Up Resistor for RESET	R _{RST}					
	ogrammable Pull-Up sistor for P70 to P73	R _{KH}	80		500	kΩ	
Piı	n Capacitance	CIO			10	Ъ.	fc = 1 MHz
P7 PC PF PL	hmitt Width for 0 to P73, P83 0 to PC3, PD0 to PD4 0 to PF5, PG0 to PG7 0 to PL3, PN0 to PN5 ESET , P74(INT0)	V _{TH}	0.2			>>	
	NORMAL (Note 2)	I _{CC}		34	60		$f_{C} = 40 \text{ MHz}$
e C	IDLE2 Mode	I _{CCIDLE2}		15	26	mA	$f_{SYS} = 20 \text{ MHz}$
TMP92CY23	IDLE1 Mode	I _{CCIDLE1}		4	9	()	
926	SLOW (Note 2)	I _{CC}		30	110	\sim	XT1 = 32.768 kHz
TMF	SLOW-IDLE2 Mode	I _{CCIDLE2}		15	80	μA	(f _{SYS} = 16.384 kHz)
	SLOW-IDLE1 Mode	I _{CCIDLE1}	6	8	60	(^{m.})	
	STOP	ICCSTOP		0.2	50	\searrow	/
	NORMAL (Note 2)	I _{CC}	\mathbb{R}	50	70	\sim	f _C = 40 MHz
3A	IDLE2 Mode	I _{CCIDLE2}	(())	18	26	mA	$f_{SYS} = 20 \text{ MHz}$
TMP92CD23A	IDLE1 Mode	ICCIDLE1	\searrow	4	9		
92(SLOW (Note 2)	Icc	4	55	130		XT1 = 32.768 kHz
TMF	SLOW-IDLE2 Mode	ICCIDLE2	<u> </u>	30	100/	μA	(f _{SYS} = 16.384 kHz)
Ľ	SLOW-IDLE1 Mode	ICCIDLE1		20 (90		
	STOP	ICCSTOP		0.8	50		

 V_{CC} = 3.3 \pm 0.3V/fc = 6 to 40 MHz/Ta = –40 to 85°C

Note 1: Typical values are for when Ta = 25° C and V_{CC} = 3.3 V unless otherwise noted.

Note 2: I_{CC} measurement conditions (NORMAL, SLOW):

All functions are operational; output pins are opened and input pins are fixed. $C_L = 30 \text{ pF}$ is loaded to data and address bus.

4.3 **AC Characteristics**

Basic Bus Cycle 4.3.1

Read cycle

			Varia		\sim	MHz/Ta = -40 to f _{SYS} = 13.5MHz	
No.	Parameter	Symbol	Min	Max		(fc = 27 MHz)	Unit
1	OSC period (X1/X2)	tosc	25		25	37.0	ns
2	System clock period (= T)	t _{CYC}	50		50	74.0	ns
3	CLK Low Width	t _{CL}	0.5T – 15		(10)	22	ns
4	CLK High Width	t _{CH}	0.5T – 15	\sim	10	22	ns
5-1	A0 to A23 Valid \rightarrow D0 to D15 input at 0 WAIT	t _{AD}		2.0T - 50	50	98	ns
5-2	A0 to A23 Valid \rightarrow D0 to D15 input at 1 WAIT	t _{AD3}		3.0T - 50	100	172	ns
6-1	$\overline{\text{RD}}$ Falling \rightarrow D0 to D15 input at 0 WAIT	t _{RD}	(1.5T – 45	30	66	ns
6-2	$\overline{\text{RD}}$ Rising \rightarrow D0 to D15 input at 1 WAIT	t _{RD3}		2.5T – 45	80	140	ns
7-1	RD Low Width at 0 WAIT	t _{RR}	1.5T - 20	~	55	91	ns
7-2	RD Low Width at 1 WAIT	t _{RR3}	2.5T – 20		105))	165	ns
8	A0 to A23 valid $\rightarrow \overline{RD}$ Rising	t _{AR}	0.5T – 20		5	17	ns
9	\overline{RD} Falling $\rightarrow CLK$ Falling	I RK	0.5T – 20		5	17	ns
10	A0 to A23 valid \rightarrow D0 to D15 Hold	t _{HA}	0	$\langle \rangle$	0	0	ns
11	$\overline{\text{RD}}$ Rising \rightarrow D0 to D15 Hold	thr	0 / <		0	0	ns
12	WAIT Set-up Time	tīκ V	20	$\langle \rangle$	20	20	ns
13	WAIT Hold Time	tкт	5		5	5	ns
14	Data Byte Control Access Time for SRAM	tSBA		1.5T – 45	30	66	ns
15	RD High Width	t _{RRH}	0.5T – 15		10	22	ns
	Write cycle			$/_{\rm CC} = 3.3 \pm 0$.3V/fc = 6 to 40	MHz/Ta = -40 tc	0 85°C


 $V_{CC} = 3.3 \pm 0.3 \text{V/fc} = 6 \text{ to } 40 \text{ MHz/Ta} = -40 \text{ to } 85^{\circ}\text{C}$

Na		Cumbal	Variable		f _{SYS} = 20 MHz	f _{SYS} = 13.5MHz	L Init
No.	Parameter	Symbol	Min	Max	(fc = 40 MHz)	(fc = 27 MHz)	Unit
16	$\overline{SRWR} \;\; Falling \to CLK \; Falling$	tswk	0.5T – 20		5	17	ns
17	$\overline{\text{SRWR}} \text{ Rising} \rightarrow \text{A0 to A23 Hold}$	t _{SWA}	0.25T – 5		7.5	13.5	ns
18	\overline{RD} Rising \rightarrow D0 to D15 Output	t _{RDO}	0.5T – 5		20	32	ns
19	Write Pulse Width for SRAM	t _{SWP}	1.25T – 30		32.5	62.5	ns
20	Data Byte Control to End of Write for SRAM	✓ t _{SBW}	1.25T – 30		32.5	62.5	ns
21	Address Setup Time for SRAM	t _{SAS}	0.5T – 20		5	17	ns
22	Write Recovery Time for SRAM	t _{SWR}	0.25T – 5		7.5	13.5	ns
23	Data Setup Time for SRAM	t _{SDS}	1.25T – 35		27.5	57.5	ns
24	Data Hold Time for SRAM	t _{SDH}	0.25T – 5		7.5	13.5	ns


AC measuring condition

Output: High = 0.7 $V_{CC},\,Low$ = 0.3 $V_{CC},\,C_L$ = 50 pF

Input: High = 0.9 V_{CC}, Low = 0.1 V_{CC}




(1) Read cycle (0 waits, $fc = f_{OSCH}$, $f_{FPH} = fc/1$)



(2) Write cycle (0 waits, $fc = f_{OSCH}$, $f_{FPH} = fc/1$)

(3) Read cycle (1 wait, $fc = f_{OSCH}, f_{FPH} = fc/1$)




4.3.2 Page ROM Read Cycle

(1) 3-2-2	-2 mode
-----------	---------

				,	$V_{CC} = 3.3 \pm 0.3$	V/fc = 6 to 40 M	MHz/Ta = -40 to 8	35°C
No.			Var	iable	feve – 20MHz	feve – 18MHz	feve – 13 5MHz	
	Parameter	Symbol	Min	Max	(fc = 40 MHz)	(fc = 36 MHz)	f _{SYS} = 13.5MHz (fc = 27 MHz)	Unit
1	System Clock Period (= T)	t _{CYC}	50		50	55.5	74	ns
2	A0, A1 \rightarrow D0 to D15 input	t _{AD2}		2.0T – 50	50	61	98	ns
3	A2 to A23 \rightarrow D0 to D15 input	t _{AD3}		3.0T – 50	100	116.5	172	ns
4	$\overline{\text{RD}}$ Falling \rightarrow D0 to D15 input	t _{RD3}		2.5T – 45	80	93.8	140	ns
5	A0 to A23 valid \rightarrow D0 to D15 Hold	t _{HA}	0		0	0	0	ns
6	$\overline{\text{RD}}$ Rising \rightarrow D0 to D15 Hold	t _{HR}	0		0	0	0	ns

AC measuring condition

- Output: High = 0.7 V_{CC} , Low = 0.3 V_{CC} , CL = 50 pF
- Input: High = 0.9 V_{CC} , Low = 0.1 V_{CC}



4.3.3 Serial Channel Timing

(1) SCLK input mode (I/O interface mode)

Parameter	Symbol	Variat	ble	f _{SYS} = 2 (fc = 40		0.0	3.5MHz 7 MHz)	Unit
		Min	Max	Min	Мах	Min	Max	
SCLK cycle	t _{SCY}	16X		0.40	\geq	0.59		μS
Output data \rightarrow SCLK Rising/Falling *	toss	$t_{SCY}/2 - 4X - 70$		30		78		ns
SCLK Rising/Falling* \rightarrow Output Data Hold	toHS	$t_{SCY}/2 + 2X + 0$		250		370		ns
SCLK Rising/Falling* \rightarrow Input Data Hold	t _{HSR}	3X + 10		85	$\overline{\gamma}$	121		ns
SCLK Rising/Falling* \rightarrow Input Data Valid	t _{SRD}		t _{SCY} – 0	$\langle \langle \rangle$	400)		592	ns
Input Data Valid \rightarrow SCLK Rising/Falling*	t _{RDS}	0		ð		0		ns

*: SCLK rinsing/falling edge: The rising edge is used in SCLK rising mode.

The falling edge is used in SCLK falling mode.

Note 1: $t_{SCY} = 16X$ at $f_{SYS} = 20MHz$ or 13.5MHz

Note 2: Symbol x in the above table means the period of clock f_{FPH}, it's half period of the system clock f_{SYS} for CPU core. The period of f_{FPH} depends on the clock gear setting.

(2) SCLK output mode (I/O Interface mode)


Parameter	Symbol	Varia	able	f _{SYS} = 2 (fc = 40		1	3.5MHz 7 MHz)	Unit
		Min	Max	Min	Max	Min	Max	
SCLK cycle	t _{SCY}	16X	8192X	0.40	204	0.59	303	μS
Output data \rightarrow SCLK Rising/Falling *	toss	t _{SCY} /2 - 40		160		256		ns
SCLK Rising/Falling* \rightarrow Output Data Hold	tons	t _{SCY} /2-40		160		256		ns
SCLK Rising/Falling* \rightarrow Input Data Hold	t _{HSR}))0		<u></u>		0		ns
SCLK Rising/Falling* \rightarrow Input Data Valid	tSRD	\bigcirc	t _{SCY} - 1X -180	\sim	195		375	ns
Input Data Valid \rightarrow SCLK Rising/Falling*	t _{RDS}	1X + 180		205		217		ns

*: SCLK rinsing/falling edge: The rising edge is used in SCLK rising mode.

The falling edge is used in SCLK falling mode.

Note 1: t_{SCY} = 16X at f_{SYS} = 20MHz or 13.5MHz

Note 2: Symbol x in the above table means the period of clock f_{FPH}, it's half period of the system clock f_{SYS} for CPU core. The period of f_{FPH} depends on the clock gear setting.




4.3.4 High Speed SIO Timing (High Speed SIO function is not built into TMP92CY23)

Symbol	Parameter	Varia	ble	f _{SYS} = 20MHz	f _{SYS} = 18MHz	f _{SYS} = 13.5MHz	Unit
Symbol	Farameter	Min	Max	(fc = 40 MHz)	(fc = 36 MHz)	(fc = 27 MHz)	Offic
f _{PP}	HSCLK frequency (=1/X)		10	10	9	6.75	MHz
tr	HSCLK rising timing		8	8	~8	8	
t _f	HSCLK falling time		8	8	8	8	
t _{WL}	HSCLK Low pulse width	0.5X-8		42	47	66	
twH	HSCLK High pulse width	0.5X-16		34	39	58	
tODS1	Output data valid → HSCLK rise	0.5X-18		32	37	56	
t _{ODS2}	Output data valid → HSCLK fall	0.5X-23		27	32	51	ns
todh	HSCLK rise/fall → Output data hold	0.5X-10		40	45	64	
t _{IDS}	Input data valid → HSCLK rise/fall	0X+20		20	20	20	
tidh	HSCLK rise/fall → Input data hold	0X+5	(5	5	5	

AC measuring conditions

Output level : High = 0.7 V_{CC}, Low = 0.2 V_{CC}, C_L = 25 pF Input level : High = 0.9 V_{CC}, Low = 0.1 V_{CC}



4.3.5 Interrupts

Parameter	Symbol	Vari	able	f _{SYS} = 2 (fc = 40		f _{SYS} = 1 (fc = 27		Unit
		MIN	MAX	MIN	MAX	MIN	MAX	
NMI, INT0 to INT7 Low level Width	T _{INTAL}	4X + 40		140		188		ns
NMI, INT0 to INT7 High level Width	T _{INTAH}	4X + 40		140		188	>	115

Note : Symbol x in the above table means the period of clock f_{FPH}, it's half period of the system clock f_{SYS} for CPU core. The period of f_{FPH} depends on the clock gear setting.

4.3.6 Event Counter (TA0IN, TB1IN0, TB1IN1)

Parameter	Symbol	Vari	able	$f_{SYS} = 2$ (fc = 40		f _{SYS} = 13 (fc=27		Unit
	Gymbol	MIN	MAX	MIN	MAX <	MIN	MAX	Offic
Clock period	T _{VCK}	8X + 100	(300		396	\bigcirc	ns
Clock Low level Width	T _{VCKL}	4X + 40		140	(188		ns
Clock High level Width	T _{VCKH}	4X + 40		140		188		ns

Note : Symbol x in the above table means the period of clock f_{FPH}, it's half period of the system clock f_{SYS} for CPU core. The period of f_{FPH} depends on the clock gear setting.

4.4 AD Conversion Characteristics

	_ /				
Parameter (Symbol	Min	Тур.	Max	Unit
AD Converter Power Supply Voltage	AVCC	ACC	VCC	VCC	
AD Converter GND	AVSS 🤇	VSS	VSS	VSS	V
Analog Input Voltage	AVIN	AVSS		AVCC	
Total error (Quantize error of ± 0.5 LSB is included)	ET	5)	±1.0	±4.0	LSB

Note 1: 1LSB = (AVCC - AVSS) / 1024 [V]

Note 2: Minimum frequency for operation

AD converter operatinon is guaranteed only when using fc (high-frequency oscillator). fs is not guaranteed.

However, operation is guaranteed if the clock frequency selected by the clock gear is over 4MHz,.

Note 3: The value for $I_{\mbox{\scriptsize CC}}$ includes the current which flows through the AVCC pin.

4.5 Recommended Oscillation Circuit

The TMP92CY23/CD23A has been evaluated by the oscillator vender below. Use this information when selecting external parts.

- Note: The total load value of the oscillator is the sum of external loads (C1 and C2) and the floating load of the actual assembled board. There is a possibility of operating error when using C1 and C2 values in the table below. When designing the board, design the minimum length pattern around the oscillator. We also recommend that oscillator evaluation be carried out using the actual board.
- (1) Connection example




Figure 4.5.1 High-frequency oscillator

Figure 4.5.2 Low-frequency oscillator

łΠ

T2

Ö

(2) TMP92CY23/CD23A Recommended ceramic oscillator

TMP92CY23/CD23A recommends the high-frequency oscillator by Murata Manufacturing Co., Ltd.

Please refer to the following URL

http://www.murata.com

TOSHIBA

5. Table of Special function registers (SFRs)

The SFRs include the I/O ports and peripheral control registers allocated to the 8-Kbyte address space from 000000H to 001FFFH.

(1) I/O Port	t		(9) UART/serial channel
(2) Interru	pt control		(10) I ² CBUS/serial channel
(3) DMA co	ntroller		(11) AD converter
(4) Memory	v controller		(12) Watchdog timer
(5) Clock co	ontrol/PLL		(13) Special timer for CLOCK
(6) 8-bit tir	ner		(14) Key-on wake up
(7) 16-bit ti	mer		(15) Program patch function
(8) High spe	eed serial ch	annel (Note)	
Note: High sp	eed serial chan	nel funtion is no	ot built into TMP92CY23.
Table layout			
Symbol	Name	Address	7 6 1 0
			→Bit symbol
			\rightarrow Read/Write \rightarrow Initial value after reset
		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	→Remarks
I			

Note: "Prohibit RMW" in the table means that you cannot use RMW instructions on these registers.

Example: When setting bit0 only of the register PxCR, the instruction "SET 0, (PxCR)" cannot be used. The LD (transfer) instruction must be used to write all eight bits.

#### Read/Write

R/W:Both read and write are possible.R:Only read is possible.W:Only write is possible.W*:Both read and write are possible (when this bit is read as1)Prohibit RMW:Read-modify-write instructions are prohibited. (The EX, ADD, ADC, BUS, SBC, INC, DEC, AND, OR, XOR, STCF, RES, SET, CHG, TSET, RLC, RRC, RL, RR, SLA, SRA, SLL, SRL, RLD and RRD instruction are read modify write instructions.)R/W*:Read-modify-write is prohibited when controlling the pull-up resistor.





Table 5.1 I/O Register Address Map

[2] INTC	1				_			_	[3] DMA	controller
Address	Name		Address	Name		Address	Name		Address	Name
00D0H	INTE01		00E0H	INTETB0		00F0H	INTTC01		0100H	DMA0V
1H	INTE23		1H	INTESTBO0		1H	INTTC23		1H	DMA1V
2H	INTE45		2H	INTETB1		2H	INTTC45		2H	DMA2V
3H	INTE67		ЗH	INTSTBO1		ЗH	INTTC67		ЗН	DMA3V
4H	INTETA01		4H	INTEPAD		4H	HSCSEL (Note)	$\geq$	4H	DMA4V
5H	INTETA23		5H	INTERTC		5H	SIMC		5H	DMA5V
6H	INTETA45		6H			6H	IIMC		6Н	DMA6V
7H	Reserved		7H			7H	$\sim$ (7)	77	7H	DMA7V
8H	INTES0		8H			8H			) 8Н	DMAB
9H	INTES1HSC		9H			9H	Reserved	/	9H	DMAR
AH	INTES2		AH			AH	IIMC2		AH	Reserved
BH	Reserved		BH			BH	IIMC3		BH	
CH	INTESB0		СН			CH	Reserved		СН	
DH	INTESB1		DH			DH	Reserved		C DH	$\searrow$
EH	Reserved		EH			EH	Reserved		EH EH	
FH	Reserved		FH	INTENMWDT		((FH)	Reserved		( FH	$\sim$
[4] Memo	ory controller			2	(		(C		[5] Clock	control/PLL
Address	Name		Address	Name		Address	Name	2	Address	Name
0140H	B0CSL		0150H	Reserved		> 0160H	Reserved	)	10E0H	SYSCR0
1H	B0CSH		1H	Reserved		1H.	Reserved	/	1H	SYSCR1
2H	MAMR0		2H	Reserved	/	2H	Reserved		2H	SYSCR2
3H	MSAR0		ЗH	Reserved		ЗH			ЗH	EMCCR0
4H	B1CSL		4H	Reserved		4H			4H	EMCCR1
5H	B1CSH		5H	Reserved		5H			5H	EMCCR2
6H	MAMR1		6Ĥ	Reserved		6H	PMEMCR		6H	
7H	MSAR1		्रम	Reserved		र्रम्			7H	
	B2CSL		8H	BEXCSL		8H			8H	PLLCR0
8H	B2C3L			BEAGSE	~					
8H 9H	B2CSL B2CSH		9Н	BEXCSE	4	9H			9H	PLLCR1
			$\square$		412	$\sim$			9H AH	PLLCR1
9H	B2CSH		(// 9H	BEXCSH	$4 \sim$	9Н				PLLCR1
9Н АН	B2CSH MAMR2 MSAR2 B3CSL	2	9н Ан	BEXCSH Reserved	$4 \left[ \times \right]$	9H AH	Reserved		AH	PLLCR1
9H AH BH	B2CSH MAMR2 MSAR2		9н Ан Вн	BEXCSH Reserved	41212	9H AH BH	Reserved		AH BH	PLLCR1
9Н АН ВН СН	B2CSH MAMR2 MSAR2 B3CSL		9H AH BH CH	BEXCSH Reserved		9H AH BH CH	Reserved		AH BH CH	PLLCR1

Note: Do not access no allocated name address.

[0] 0 010	timer			[7]	16 <b>-</b> bi	t timer			
Address	Name	Address	Name	Add	lress	Name		Address	Name
1100H	TA01RUN	1110H	TA45RUN	1	180H	TB0RUN		1190H	TB1RUN
1H		1H			1H			1H	
2H	TAOREG	2H	TA4REG		2H	TB0MOD		2H	TB1MOD
3H	TA1REG	3H	TA5REG		ЗH	TB0FFCR		ЗН	TB1FFCR
4H	TA01MOD	4H	TA45MOD		4H		À	4H	
5H	TA1FFCR	5H	TA5FFCR		5H		$\left( \left( \right) \right)$	5H	
6H		6H			6H		/	6Н	
7H		7H			7H	$\sim$ (7)	/	7H	
8H	TA23RUN	8H			8H	TBORGOL		) 8н	TB1RG0L
9H		9H			9H	TB0RG0H	/	9H	TB1RG0H
AH	TA2REG	AH			AH	TB0RG1L		AH	TB1RG1L
BH	TA3REG	BH			BH	TB0RG1H		BH	TB1RG1H
CH	TA23MOD	CH			CH	TB0CP0L		CH	TB1CP0L
DH	TA3FFCR	DH			DH	TB0CP0H		C DH	TB1CP0H
EH		EH			EH	TB0CP1L		EH EH	TB1CP1L
FH		FH		(	(FH	TB0CP1H		( FH	TB1CP1H
_	speed serial c	hannel (No	ote2)	doh			7	$\searrow$	
Address						VSIO			
	Name	Address			Iress	VSIO Name		Address	Name
0C00H		Address 0C10H	Name	Add				Address 1210H	
0C00H 1H			Name	Add	Iress	Name SCOBUF SCOCR			
	HSC0MD	0C10H	Name HSC0TD	Add	Iress 200H	Name SCOBUF		1210H	SC2BUF
1H	HSC0MD HSC0MD	0C10H 1H	Name HSCOTD HSCOTD HSCORD HSCORD	Add	Iress 200H 1H	Name SC0BUF SC0CR SC0MOD0 BR0CR		1210H 1H	SC2BUF SC2CR
1H 2H	HSCOMD HSCOMD HSCOCT	0C10H 1H 2H	Name HSCOTD HSCOTD HSCORD	Add	Iress 200H 1H 2H	Name SCOBUF SCOCR SCOMODO BROCR BROADD		1210H 1H 2H	SC2BUF SC2CR SC2MOD0
1H 2H 3H	HSCOMD HSCOMD HSCOCT HSCOCT	0C10H 1H 2H 3H	Name HSCOTD HSCOTD HSCORD HSCORD HSCOTS HSCOTS	Add	Iress 200H 1H 2H 3H 4H 5H	Name SC0BUF SC0CR SC0MOD0 BR0CR		1210H 1H 2H 3H	SC2BUF SC2CR SC2MOD0 BR2CR
1H 2H 3H 4H	HSCOMD HSCOMD HSCOCT HSCOCT HSCOST HSCOST HSCOCR	0C10H 1H 2H 3H 4H	Name HSCOTD HSCOTD HSCORD HSCORD HSCOTS HSCORS	Add	Iress 200H 1H 2H 3H 4H	Name SCOBUF SCOCR SCOMODO BROCR BROADD SCOMOD1		1210H 1H 2H 3H 4H	SC2BUF SC2CR SC2MOD0 BR2CR BR2ADD
1H 2H 3H 4H 5H	HSCOMD HSCOMD HSCOCT HSCOCT HSCOST HSCOCR HSCOCR	0C10H 1H 2H 3H 4H 5H 6H 7H	Name HSCOTD HSCOTD HSCORD HSCORD HSCOTS HSCOTS	Add	200H 1H 2H 3H 4H 5H 6H 7H	Name SCOBUF SCOCR SCOMODO BROCR BROADD SCOMOD1 SIROCR		1210H 1H 2H 3H 4H 5H	SC2BUF SC2CR SC2MOD0 BR2CR BR2ADD
1H 2H 3H 4H 5H 6H	HSCOMD HSCOMD HSCOCT HSCOST HSCOST HSCOCR HSCOCR HSCOCR	0C10H 1H 2H 3H 4H 5H 6H 7H 8H	Name HSCOTD HSCOTD HSCORD HSCORD HSCOTS HSCORS	Add	200H 1H 2H 3H 4H 5H 6H 7H 8H	Name SC0BUF SC0CR SC0MOD0 BR0CR BR0ADD SC0MOD1 SIR0CR SC1BUF		1210H 1H 2H 3H 4H 5H 6H	SC2BUF SC2CR SC2MOD0 BR2CR BR2ADD SC2MOD1
1H 2H 3H 4H 5H 6H 7H 8H 9H	HSCOMD HSCOMD HSCOCT HSCOCT HSCOST HSCOCR HSCOCR HSCOIS HSCOIS	0C10H 1H 2H 3H 4H 5H 7H 8H 9H	Name HSCOTD HSCOTD HSCORD HSCORD HSCOTS HSCORS	Add	Iress 200H 1H 2H 3H 4H 5H 6H 7H 8H 9H	Name SC0BUF SC0CR SC0MOD0 BR0CR BR0ADD SC0MOD1 SIR0CR SC1BUF SC1CR		1210H 1H 2H 3H 4H 5H 6H 7H 8H 9H	SC2BUF SC2CR SC2MOD0 BR2CR BR2ADD SC2MOD1
1H 2H 3H 4H 5H 6H 7H 8H	HSCOMD HSCOCT HSCOCT HSCOST HSCOST HSCOCR HSCOCR HSCOIS HSCOIS HSCOWE	0C10H 1H 2H 3H 4H 5H 6H 7H 8H 8H AH	Name HSCOTD HSCOTD HSCORD HSCORD HSCOTS HSCORS	Add	17000 1000 1000 1000 1000 1000 1000 100	Name SCOBUF SCOCR SCOMODO BROCR BROADD SCOMOD1 SIROCR SC1BUF SC1CR SC1MOD0		1210H 1H 2H 3H 4H 5H 6H 7H 8H	SC2BUF SC2CR SC2MOD0 BR2CR BR2ADD SC2MOD1
1H 2H 3H 4H 5H 6H 7H 8H 9H 8H	HSCOMD HSCOMD HSCOCT HSCOST HSCOST HSCOCR HSCOCR HSCOIS HSCOIS HSCOWE HSCOWE	0C10H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH	Name HSCOTD HSCOTD HSCORD HSCORD HSCOTS HSCORS	Add	Iress 200H 1H 2H 3H 4H 5H 6H 7H 8H 9H 8H 8H 8H	Name SCOBUF SCOCR SCOMODO BROCR BROADD SCOMOD1 SIROCR SC1BUF SC1CR SC1MOD0 BR1CR		1210H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH	SC2BUF SC2CR SC2MOD0 BR2CR BR2ADD SC2MOD1
1H 2H 3H 4H 5H 6H 7H 8H 9H AH	HSCOMD HSCOCT HSCOCT HSCOST HSCOST HSCOCR HSCOCR HSCOIS HSCOIS HSCOWE HSCOWE HSCOIE	0C10H 1H 2H 3H 4H 5H 6H 7H 8H 9H 8H CH	Name HSCOTD HSCOTD HSCORD HSCORD HSCOTS HSCORS	Add	200H 1H 2H 3H 4H 5H 7H 8H 9H 8H 8H CH	Name SC0BUF SC0CR SC0MOD0 BR0CR BR0ADD SC0MOD1 SIR0CR SC1BUF SC1CR SC1BUF SC1CR SC1MOD0 BR1CR BR1ADD		1210H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH CH	SC2BUF SC2CR SC2MOD0 BR2CR BR2ADD SC2MOD1
1H 2H 3H 4H 5H 6H 7H 8H 9H 8H CH DH	HSCOMD HSCOCT HSCOCT HSCOST HSCOST HSCOCR HSCOCR HSCOIS HSCOWE HSCOWE HSCOIE HSCOIE	0C10H 1H 2H 3H 4H 5H 6H 7H 8H 8H 8H 8H CH DH	Name HSCOTD HSCOTD HSCORD HSCORD HSCOTS HSCORS	Add	17005 2000 11 2007 11 20 20 11 20 20 11 20 20 11 20 11 20 11 20 11 20 11 20 11 20 11 20 11 20 11 20 11 20 11 20 11 20 11 20 11 20 11 20 11 20 11 20 11 20 11 20 11 20 11 20 11 20 11 20 11 20 11 20 11 20 11 20 11 20 11 20 11 20 11 20 11 20 10 20 10 20 10 20 10 20 10 20 10 20 10 20 10 20 10 20 10 20 10 20 10 20 10 20 10 20 10 20 10 20 10 20 10 20 10 20 10 20 10 20 10 20 10 20 10 20 10 20 10 20 10 20 10 20 20 20 20 20 20 20 20 20 20 20 20 20	Name SCOBUF SCOCR SCOMODO BROCR BROADD SCOMOD1 SIROCR SC1BUF SC1CR SC1MOD0 BR1CR		1210H 1H 2H 3H 4H 5H 6H 7H 8H 9H 8H CH DH	SC2BUF SC2CR SC2MOD0 BR2CR BR2ADD SC2MOD1
1H 2H 3H 4H 5H 7H 8H 9H AH BH CH	HSCOMD HSCOCT HSCOCT HSCOST HSCOST HSCOCR HSCOCR HSCOIS HSCOIS HSCOWE HSCOWE HSCOIE	0C10H 1H 2H 3H 4H 5H 6H 7H 8H 9H 8H CH	Name HSCOTD HSCOTD HSCORD HSCORD HSCOTS HSCORS	Add	200H 1H 2H 3H 4H 5H 7H 8H 9H 8H 8H CH	Name SC0BUF SC0CR SC0MOD0 BR0CR BR0ADD SC0MOD1 SIR0CR SC1BUF SC1CR SC1BUF SC1CR SC1MOD0 BR1CR BR1ADD		1210H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH CH	SC2BUF SC2CR SC2MOD0 BR2CR BR2ADD SC2MOD1

Note1: Do not access no allocated name address. Note2: This function is not built into TMP92CY23.



Note: Do not access no allocated name address.

Address	Name	Address	Name	Address	Name		Address	Name
1400H	ROMCMP00	1410H	ROMCMP20	1420H	ROMCMP40		1430H	ROMCMP60
1H	ROMCMP01	1H	ROMCMP21	1H	ROMCMP41		1H	ROMCMP61
2H	ROMCMP02	2H	ROMCMP22	2H	ROMCMP42		2H	ROMCMP62
3H		3H		3H			ЗH	
4H	ROMSUB0LL	4H	ROMSUB2LL	4H	ROMSUB4LL	$\langle \rangle$	4H	ROMSUB6LL
5H	ROMSUB0LH	5H	ROMSUB2LH	5H	ROMSUB4LH		) 🖓 5H	ROMSUB6LH
6H	ROMSUB0HL	6H	ROMSUB2HL	6H	ROMSUB4HL		🥑 6Н	ROMSUB6HL
7H	ROMSUB0HH	7H	ROMSUB2HH	7H	ROMSUB4HH	$\land$	7H	ROMSUB6HH
8H	ROMCMP10	8H	ROMCMP30	8H	ROMCMP50	))	8H	ROMCMP70
9H	ROMCMP11	9H	ROMCMP31	9H	ROMCMP51		9H	ROMCMP71
AH	ROMCMP12	AH	ROMCMP32	AH	ROMCMP52		AH	ROMCMP72
BH		BH		BH			BH	
CH	ROMSUB1LL	CH	ROMSUB3LL	СН	ROMSUB5LL		CH	ROMSUB7LL
DH	ROMSUB1LH	DH	ROMSUB3LH	DH	ROMSUB5LH		_	ROMSUB7LH
EH	ROMSUB1HL	EH	ROMSUB3HL	EH	ROMSUB5HL		EH	ROMSUB7HL
FH	ROMSUB1HH	FH	ROMSUB3HH	( ( /FH<	ROMSUB5HH	(	() F∐	ROMSUB7HH

[14] Program patch function

Note: Do not access no allocated name address.

92CY23-341

(1) I/O ports (1/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
.,			P07	P06	P05	P04	P03	- P02	P01	P00
P0	Port 0	0000H					Ŵ			
				Data f	rom external	port (Output	t latch regist	er is cleared	d to "0")	
			P17	P16	P15	P14	P13	_ P12	P11	P10
P1	Port 1	0004H				R/	Ŵ			
				Data f	rom external	port (Output	t latch registe	er is cleared	to "0")	
			P47	P46	P45	P44	P43	P42	P41	P40
P4	Port 4	0010H				R/	W	$\sim$	/	
				Data f	rom external	port (Output	t latch regist	er is cleared	to "0")	
_			P57	P56	P55	P54	P53	P52	P51	P50
P5	Port 5	0014H					W			
				1			t latch regist			
DC	Dert C	004.011	P67	P66	P65	P64	P63	P62	P61	P60
P6	Port 6	0018H		Data			W			
			077	Ì	rom external		t latch regist			D70
			P77	P76		P74	P73	P72	P71	P70
				/W external port		Data from		$>$ ( $\bigcirc$	Ŵ	
P7	Port 7	001CH		ch register is	$\backslash$	external			external port	
				o "1")	$\times$	port	(Out	put latch reg	gister is set t	o "1")
							0 (Output	latch registe	er): Pull-up re	esistor OFF
				-		>-			er): Pull-up r	
					$\sim$		P837	P82	P81	P80
				/	Z			)) R	R/W	
			$\backslash$	$\bigvee \forall$		$\backslash$	Data from			
P8	Port 8	0020H	$\backslash$				external			
		002011		$\left( \right)$	$\sim$		port (Output	0	1	1
							latch	Ū		
			$\times$	$\supset$ $\searrow$		$\land$	register is			
							set to "1")		50/	
PC	Port C	0030H	$\int$	$\sum$			PC3	PC2	PC1	PC0
FC	FULC	00300	47		$\sim$				R	
			AD.		$\sqrt{2}$	PD4	002	PD2	external port	PD0
				$\sim$	-4274	PD4	PD3 R/W	PDZ	PD1 R	R/W
55	De 1 D					/	r/ W		Data from	Data from
PD	Port D	0034H		$\lambda$		Data fram		-+ (Nists d)	external	external
			$>$ $\setminus$		$-\chi$	Data from	external po	rt (Note 1)	port	port
	~~~	$\overline{)}$								(Note 1)
		Sand			PF5	PF4	PF3	PF2	PF1	PF0
PF	Port F	003CH		$\overline{4}$				W .		
~							port (Outpu	-		
	David		PG7	PG6	PG5	PG4	PG3	PG2	PG1	PG0
PG	Port G	0040H	> ((D-+		R Ral part (Nat	o 2)		
			2V	\swarrow			nal port (Not			
PL	Port L	0054H	14			\sim	PL3	PL2	PL1	PL0
ΓL		0054Π	\rightarrow			\sim	Det		R	to 2)
	·								rnal port (No	
PN	Port N	005CH			PN5	PN4	PN3	PN2	PN1	PN0
FIN	FULIN				D-1	- from		W	viotor is sat t	~ "4")
					Data	a irom exterr	nal port (Out	out latch reg	jister is set t	5 T)

Note1: Output latch register is cleared to "0". (There is no output latch register.)

Note2: It operates as an analog input port.(Input port disable)

Port 0 register O002H (Prohibit RMW) W W POFC Port 0 Function register 0003H (Prohibit RMW) 0	
Port 0 register 0002H (Prohibit RMW) W W POFC Port 0 Function register 0003H (Prohibit RMW) 0	0
POCR Control register (Prohibit RMW)	P00C
register RMW) 0 <th< td=""><td></td></th<>	
PoFC Port 0 Function register 0003H (Prohibit RMW) P17C P16C P15C P14C P43C P12C P11C P1CR Port 1 Control register 0006H (Prohibit RMW) P17C P16C P15C P14C P43C P12C P11C P1CR Port 1 Control register 0006H (Prohibit RMW) P17C P16C P15C P14C P43C P12C P11C P1FC Port 1 Function register 0007H (Prohibit RMW) 0	0
POFC Function register (Prohibit RMW) Port (Prohibit register O006H (Prohibit RMW) P17C P16C P15C P14C P43C P12C P11C P1CR Port 1 register 0006H (Prohibit RMW) P17C P16C P15C P14C P43C P12C P11C 0 P1FC Port 1 Function register 0007H (Prohibit RMW) P17C P16C P14C P13C P12C P11C 0 P1FC Port 1 Function register 0007H (Prohibit RMW) P17C P46C P45C P44C P43C P42C P41C 0	DOOF
POFC Function register (Prohibit RMW) Port (Prohibit register O006H (Prohibit RMW) P17C P16C P15C P14C P43C P12C P11C P1CR Port 1 register 0006H (Prohibit RMW) P17C P16C P15C P14C P43C P12C P11C 0 P1FC Port 1 Function register 0007H (Prohibit RMW) P17C P16C P14C P13C P12C P11C 0 P1FC Port 1 Function register 0007H (Prohibit RMW) P17C P46C P45C P44C P43C P42C P41C 0	POOF
register RMW PICR Port 1 Control register 0006H (Prohibit RMW) P17C P16C P15C P14C P13C P12C P11C D11C D11C<	W
Port 1 Control register O006H (Prohibit RMW) P17C P16C P13C P12C P11C P17C P16C P13C P12C P12C P11C 0	0 Port
Port 1 Control register 0006H (Prohibit RMW) P17C P16C P15C P14C P13C P12C P11C P12C P11C <td>Data bus</td>	Data bus
Port 1 0006H (Prohibit register W	0 to D7)
P1CR Control register (Prohibit RMW) 0 <	P10C
register RMW) 0 <th< td=""><td></td></th<>	
Port 1 Function register 0007H (Prohibit RMW) P47C P46C P45C P44C P43C P42C P41C 0.1 1:1 (D P4CR Port 4 Control register 0012H (Prohibit RMW) P47C P46C P45C P44C P43C P42C P41C 0.1 1:1 (D P4CR Port 4 Control register 0012H (Prohibit RMW) P47C P46C P45C P44C P43C P42C P41C 0.1 1:1 (D P4FC Port 4 Function register 0013H (Prohibit RMW) P47F P46F P45F P44F P43F P42F P41F 0.0 0 0 <td>0</td>	0
P1FC Function register (Prohibit RMW) P47C P46C P44C P43C P42C P41C 0012H (Prohibit RMW) P47C P46C P44C P43C P42C P41C O 0 <t< td=""><td></td></t<>	
P1FC Function register (Prohibit RMW) P47C P46C P44C P43C P42C P41C 0012H (Prohibit RMW) P47C P46C P44C P43C P42C P41C O 0 <t< td=""><td>P10F</td></t<>	P10F
register RMW) P47C P46C P45C P44C P43C P42C P41C M(I) Image: Control register P47C P46C P45C P44C P43C P43F P43F <t< td=""><td>W</td></t<>	W
Percent Part A Control register O012H (Prohibit RMW) P47C P46C P45C P44C P43C P42C P41C I:i (D)	0
Port 4 Control register O012H (Prohibit RMW) P47C P46C P45C P44C P43C P42C P41C O P4CR Control register 0012H (Prohibit RMW) P47C P46C P45C P44C P43C P42C P41C O P4FC Port 4 Function register 0	Port Data bus
P4CR Port 4 Control register 0012H (Prohibit RMW) P47C P46C P45C P44C P43C P42C P41C P4FC Control register MW) 0	8 to D15
P4CR Port 4 Control register 0012H (Prohibit RMW) W W P4CR Control register (Prohibit RMW) 0	P40C
register RMW) 0 <th< td=""><td></td></th<>	
Port 4 Function register O013H (Prohibit RMW) P47F P46F P45F P44F P43F P42F P41F 0 </td <td>0</td>	0
Port 4 0013H W P4FC Function register (Prohibit RMW) 0	
P4FC Function register (Prohibit RMW) 0	P40F
register RMW) 0 <th< td=""><td></td></th<>	
Port 5 O016H (Prohibit register P57C P56C P55C P54C P53C P52C P51C W 0 <t< td=""><td>0</td></t<>	0
P5CR Control (Prohibit RMW) 0 0 0 0 0 0 0 0 0	
P5CR Control (Prohibit RMW) 0 0 0 0 0 0 0 0	P50C
0: Input 1: Output	
	0
	DEOE
Port 5 0017H P57F P56F P55F P54F P53F P52F P51F	P50F
PSFC Function (Prohibit	0
register RMW) 0 0 0 0 0 0 0 0 0 0	0
	P60C
Port 6 001AH	1 000
P6CR Control (Prohibit Control	0
register RMW) 0 0 0 0 0 0 0 0 0 0	
	P60F
Port 6 001BH	
P6FC Function (Prohibit 0 0 0 0 0 0 0 0	0
0: Port 1: Address bus (A16 to A23)	

I/O ports (2/4)

Note1: When port P70 to P73 is used in the input mode, P7 register controls the built-in pull-up resistor. Read-modify-write is prohibited in the input mode or the I/O mode. Setting the built-in pull-up resistor may be depended on the states of the input pin.

Note 2: Notes on using low-frequency resonator to P76, P77, it is necessary to set the following procedures to reduce

- the consumption power supply.
- ·connecting to a resonator
- Set P7CR<P76C,P77C>="11",P7<P76,P77>="00".
- \cdot connectiion to an oscillator
- Set P7CR<P76C,P77C>="11",P7<P76,P77>="10".

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Devit 7	004511	P77C	P76C			P73C	P72C	P71C	P70C
P7CR	Port 7 Control	001EH (Prohibit	V	V				V	V	
1701	register	RMW)	1	1			0	0	0	0
	0	,	0: Input	1: Output					1: Output	
			$ \ge $			P74F	P73F	P72F	P71F	P70F
	Port 7	001FH						W		
P7FC	Function	(Prohibit				0 0: Port	0 0: Port	0 0: Port	0 0: Port	0 0: Port
	register	RMW)				input	1: SRLUB	1: SRLLB	1: SRWR	1: RD
						1: INT0	$\langle \langle \langle \rangle \rangle$	())		
						input	P83F2	\sim	P81F2	P80F2
	Port 8	0021H		\sim	\sim		W		FOIF2	
P8FC2	Function	(Prohibit		\sim	\sim				0	0
	register 2	RMW)					0: <p83f></p83f>		0: <p81e></p81e>	0: <p80f< td=""></p80f<>
			<	~			1: TA5OUT	5	1: TA3OUT	1: TA10L
						Tab	P83C			
5465	Port 8	0022H				\mathbb{N}) w _	$\square \bigcirc$		
P8CR	Control register	(Prohibit RMW)			\square		1	K	\sim	
	register						0: Input	\gtrsim	\bigcirc	
							1: Output P83F	P82F	P81F	P80F
					\rightarrow		FOJE	V		FOUL
	Port 8	0023H	\sim				(677)	0	0	0
P8FC	Function	(Prohibit					<p83f,p83c></p83f,p83c>		0: Port	0: Port
1 01 0	register	RMW)		40			00:Port input	1: CS2	1: CS1	1: CS0
	•	,			$\langle \rangle$		01:Port output			
					Ň		10: WAIT input			
				\sim	\sim		PC3F	PC2F	PC1F	PC0F
	Port C	0033H		A	\sim	A		V		
PCFC	Function	(Prohibit	\sim	\mathcal{T}		A	0	0	0	0
	register	RMW)	$\overline{\Omega}$		\sim	$\langle \rangle$	0: Port	0: Port	0: Port	0: Port
							1: INT3	1: INT2	1: INT1	1: TA0IN
	Port D	0035H	\sim			PD4F2	PD3F2	PD2F2	PD1F2	/
PDFC2	Function	(Prohibit			\sim		V	1		
	register 2	RMW)			\sim	0	0 <refer td="" to<=""><td></td><td>0</td><td>/</td></refer>		0	/
			\rightarrow		\rightarrow	PD4C	PD3C	PDFC>		PD0C
	Port D	🔿 0036H			\leftarrow	1040	W PD3C	1 020		W PD0C
PDCR	Control	(Prohibit			\checkmark	0	0	0		0
	register	RMW)		$\left(\begin{array}{c} \end{array} \right)$	\vdash			•		0: Input
<u></u>		$\langle \rangle$	<	77		0:	Input 1: Out			1: Output
\langle	$\mathcal{I} \mathcal{A}$	リコ	\rightarrow	\sim		PD4F	PD3F	PD2F	PD1F	PD0F
	\sum		<u>></u>				i	W	1	
$\langle \langle \rangle$			<u>Z</u>	\sim	\vdash	0	0	0	0	0
		{	\sim			<pdxf2,pdxf,< td=""><td>PD4</td><td>PD3 PD</td><td>2 PD1</td><td>PD0</td></pdxf2,pdxf,<>	PD4	PD3 PD	2 PD1	PD0
	\searrow		\searrow			PDxC> 000		put port Input		
	Port D	0037H				001	Output port Ou	Itput port Output	t port	Output port
PDFC	Function register	(Prohibit RMW)				010		RXD2 TB1		INT4
	register	T NIVIVV)				011		310UT0 (3-ST/		TBOOUTO
						100	$\frac{\text{SCLK2 input}}{\text{CTS2} \text{ input}}$	INT7 INT	r6 INT5	
						101	SCLK2 output R	eserved Rese		\searrow
						110		eserved Reserved TXI		
				1	1	111	Reserved R	eserved (Open		

	ports (4/4						1			
Symbol	Name	Address	7	6	5	4	3	2	1	0
								PF2F2		
	Port F	003DH						W		
PFFC2	Function	(Prohibit						0		
	register 2	RMW)						0: <pf2f></pf2f>		
			/					1: CLK		
	Port F	003EH			PF5C	PF4C	PF3C	PF2C	PF1C	PF0C
PFCR	Control	(Prohibit				i .	1	V(())		
	register	RMW)			0	0	0	0	0	0
								1: Output		
					PF5F	PF4F	PF3F	PF2F	PF1F	PF0F
						-			-	
					0	0		0	0	0
						<pfxf2,pfxf,pe< td=""><td>xC> PF</td><td>2 PF1</td><td>PF0</td><td></td></pfxf2,pfxf,pe<>	xC> PF	2 PF1	PF0	
						000	Input		(
						001	Outpu	innut		_
					L	010	SCLK0 CTS0 i		TXD0 (Open Drain)	
						011	SCLKO	output Reserve	d (3-STATE)	
						100	Reser	ved Reserve		
PFFC	Port F	003FH			(101	CLK or	utput Reserve	d Reserved	
(Note10)	Function	(Prohibit			4	110	Reser	\sim		_
(,	register	RMW)			$\lambda()$	111	Reser			
						SIOCNT, PFxF2, PFxF	(1-11	PF3	
					(\land)	0000	Input	A		-
				G		0001	SCLK1	ipput	TXD1	-
				\triangleleft				nput RADI	(Open Drain) TXD1	_
						0011	SCLK1	output Reserve	d (3-STATE)	
				()		1000	Reser			
)	1001	Reser			-
					-	1010	Reser HSCLK			\ \
				$\neg \land$		1011	HSULK	bulput Reserve	d HSSO(3-stage)
	Dort C	004211	PG7F	PG6F	PG5F 🤇	PG4F	PG3F	PG2F	PG1F	PG0F
PGFC	Port G Control	0043H (Prohibit	$\overline{\Omega}$	\sim	~	V V	V			
1010	register	(PTOHIDIC RMW)) 1	1	\sim	1	1	1	1
	109/0101			/	(/ 0;	Port/Key inpu	ut 1: Analog	input		
	Port I	0057H	/	\mathcal{A}	\mathcal{H}	\sum	PL3F	PL2F	PL1F	PL0F
PLFC	Port L Function	(Prohibit			\mathcal{N}			V	V	
	register	RMW)					1	1	1	1
	109/0101		$\overline{}$				0:	Port input	1: Analog inp	ut
	Port N		/		PN5C	PN4C	PN3C	PN2C	PN1C	PN0C
PNCR	Control	005EH (Prohibit	/	$\langle \rangle$	~		V	V		
TNON	register	RMW)	/	1	0	0	0	0	0	0
\sim	register						0: Input	1: Output		
	$\mathcal{P}\mathcal{C}$	<i>ب</i> ار	\searrow	\sim	PN5F	PN4F	PN3F	PN2F	PN1F	PN0F
			\mathcal{A}							
$\langle \langle \langle \rangle$	Port N	005FH	$\sqrt{2}$	\rightarrow	0	0	0	0	0	0
PNFC	Function	(Prohibit	\sim		<pnxf,pnx0< td=""><td>> PN5</td><td>PN4 P</td><td>N3 PN2</td><td>· · ·</td><td>PN0</td></pnxf,pnx0<>	> PN5	PN4 P	N3 PN2	· · ·	PN0
	register	RMW)	\rightarrow		00	Input port	Input port Inpu	t port Input port	Input port Ir	nput port
	-				01	Output port	Output port Outp	ut port Output por	t Output port O	utput port
					10			1 input SI0 input		CK0 input

I/O ports (4/4)

Note 1: When using P83 as a WAIT input, while setting it as P8CR<P83C>= "0" and P8FC<P83F> = "1", it is necessary to set memory control register BxCSL<BxWW2:0> or <BxWR2:0> as "011".

Note 2: When setting P80 to P83 as a standard chip select signal ($\overline{CS0}$ to $\overline{CS3}$) output, P8CR is set up after setting up P8FC.

Note 3: PC0 is not based on a functional setup of a port, but is inputted into TA0IN of a 8-bit timer (TMRA0)

Note 4: TB1IN0 and TB1IN1 input is inputted into the 16-bit timer TMRB1 irrespective of a functional setup of a port.

- Note 5: RXD2, SCLK2 input, and CTS2 input are inputted into the serial channel 2 irrespective of a functional setup of a port.
- Note 6: PD2 does not have a register for 3-state / open drain setup. Moreover, there is no open drain function at the time of an output port.
- Note 7: PF0 and PF3 does not have a register for 3-state / open drain setup. Moreover, there is no open drain function at the time of an output port.
- Note8: Input channel selection of an AD converter in PG0 to PG7 and PL0 to PL3 is set up by AD mode control register ADMOD1 <ADCH3:0>. Moreover, a setup of AD trigger (ADTRG) input permission is set up by ADMOD2 <ADTRGE>.

Note9: Specify the HSCSEL<SIOCNT> when selecting TXD1 or HSSO, RXD1 or HSSI and SCLK1 or HSCLK. Note10: HSSO, HSSI, HSCLK and <SIOCNT> are not built into TMP92CY23.

(2) Interrupt control (1/4)

	Interrup	1								
Symbol	Name	Address	7	6	5	4	3	2	1	0
				IN	T1			IN	T0	
	INT0 & INT1		I1C	I1M2	I1M1	I1M0	10C	I0M2	I0M1	I0M0
INTE01	enable	00D0H	R		R/W		R		R/W	
	onabio		0	0	0	0	0	0	0	0
			1: INT1	Inter	rupt request	level	1: INT0	Inter	rupt request	level
				IN	T3				T2	
	INT2 & INT3		I3C	I3M2	I23M1	I3M0	I2C	12M2	2 I2M1	I2M0
INTE23	enable	00D1H	R		R/W		R		R/W	
	chable		0	0	0	0	0((7/0	0	0
			1: INT3	Inter	rupt request	level	1: INT2	() Inter	rupt request	level
				IN	T5		$\langle \rangle$		IT4	
			I5C	I5M2	I5M1	I5M0	((I4C))	> I4M2	I4M1	I4M0
INTE45	INT4 & INT5 enable	00D2H	R		R/W		R		R/W	
	enable		0	0	0	0 ((0	0	0	0
			1: INT5	Inter	rupt request	level	1: INT4	Inter	rupt request	level
				IN	T7		$\langle \rangle$		IT6	
	INT6 & INT7		I7C	I7M2	I7M1	(17M0 \	I6C	16M2	I6M1	16M0
INTE67	enable	00D3H	R		R/W		R		R/W	
	enable		0	0	0 (0	0	0	100	0
			1: INT7	Inter	rupt request	level	1: INT6	🗆 🗌 Inter	rupt request	level
				INTTA1	(TMRA1)	$\langle \rangle$	((INTTA0	(TMRA0)	
	INTTA0 &		ITA1C	ITA1M2	ITA1M1	ITA1M0	ITA0C	ITA0M2	ITA0M1	ITA0M0
INTETA01	INTTA1	00D4H	R		R/W	7	(R7/	\wedge	R/W	
	enable		0	0		0	0)) 0	0	0
			1: INTTA1	Inter	rupt request	level	1: INTTAO	Inter	rupt request	level
				INTTA3	(TMRA3)			INTTA2	(TMRA2)	
	INTTA2 &		ITA3C	ITA3M2	ITA3M1	ITA3M0	ITA2C	ITA2M2	ITA2M1	ITA2M0
INTETA23	INTTA3	00D5H	R		R/W		∕∕R		R/W	
	enable		0		0	<u> </u>	V 0	0	0	0
			1: INTTA3	Inter	rupt request	level	1: INTTA2	Inter	rupt request	level
					(TMRA5) 🔇	\geq		INTTA4	(TMRA4)	
	INTTA4 &		TA5C	ITA5M2	ITA5M1	ITA5M0	ITA4C	ITA4M2	ITA4M1	ITA4M0
INTETA45	INTTA5	00D6H	(R))	R/W	$\langle \rangle$	R		R/W	
	enable			0	$\left(0 \right) \left(\right)$	0	0	0	0	0
		$\langle \zeta \rangle$	1: INTTA5	Inter	rupt request	level	1: INTTA4	Inter	rupt request	level
				INT	TX0	·		INT	RX0	
	INTRX0 &		ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0
INTES0	INTTX0	00D8H	R		R/W		R		R/W	
	enable	2	0	0	0	0	0	0	0	0
		\searrow	1: INTTX0	Inter	rupt request	level	1: INTRX0	Inter	rupt request	level
				INTTX1/INT	THSC (Note)			INT	RX1	
~	INTRX1 &		ITX1C	ITX1M2	ITX1M1	ITX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0
INTES1HSC	INTTX1/	00D9H	R	$\langle \rangle$	R/W		R		R/W	
	enable	((0)) 0	0	0	0	0	0	0
$\langle \langle \langle \rangle \rangle$	CHADIE	(1:/NTTX1	Inter	rupt request	level	1: INTRX1	Inter	rupt request	level
		4	\sim	INT	TX2			INT	RX2	
			ITX2C	ITX2M2	ITX2M1	ITX2M0	IRX2C	IRX2M2	IRX2M1	IRX2M0
	INTRX2 &		11720							
INTES2	INTRX2 & INTTX2	00DAH	R	TTYLENIE	R/W		R		R/W	
INTES2	· ·	00DAH		0		0	R 0	0	R/W 0	0

Note: INTHSC interrupt is not built into TMP92CY23.

Symbol	Name	Address	7	6	5	4	3	2	1	0
					_			INTS	SBE0	1
			-	-	-	-	ISBE0C	ISBE0M2	ISBE0M1	ISBE0M0
INTESB0	INTSBE0 enable	00DCH	-		-		R		R/W	
	enable		-	-	-	-	0	~ 0	0	0
				Always	write "0"		1: INTSBE0	Inter	rupt request	level
					-				SBE1	
	INTSBE1		-	-	-	-	ISBE1C	ISBE1M2	ISBE1M1	ISBE1M0
INTESB1	enable	00DDH	-		-		R		R/W	
			-	-	-	-	0 (7/0	0	0
					write "0"		1: INTSBE1		rupt request	level
					(TMRB0)				(TMRB0)	1
	INTTB00 &		ITB01C	ITB01M2	ITB01M1	ITB01M0	ITB00C	JTB00M2	ITB00M1	ITB00M0
INTETB0	INTTB01	00E0H	R		R/W		R		R/W	
	enable		0	0	0	0	0	0	0	0
			1: INTTB01	Inter	rupt request	level	1: INTTB00		rupt request	level
					- T		\sim		(TMRB0)	
	INTTBO0		-	-	-	$\left(\frac{1}{2}\right)$	ITBO0C	ITBO0M2	ITBO0M1	ITBO0M0
INTETBO0	(Overflow)	00E1H	-				R		R/W	
	enable		-	-	- ((<u> </u>	0	0	0	-
					write "0"		1: INTTBO0		rupt request	level
					(TMRB1)	\rightarrow			(TMRB1)	i
	INTTB10 &		ITB11C	ITB11M2	ITB11M1	ITB11M0	ITB10C	ITB10M2	ITB10M1	ITB10M0
INTETB1	INTTB11	00E2H	R		R/W	/	(R7/.	<u></u>	R/W	ITBO0M0 0 est level 1 ITB10M0 0 est level 11 ITB10M0 0 est level 11 ITB10M0
	enable		0	0	0 ~	0	0	0	0	
			1: INTTB11	Inter	rupt request	level	1: INTTB10		rupt request	level
									(TMRB1)	
	INTTBO1	005011	-	$\left(\left(- \right) \right)$	<u> </u>		ITBO1C	ITBO1M2	ITBO1M1	ITBO1M0
INTETBO1	(Overflow)	00E3H	-				R		R/W	1
	enable		- (7	-		0	0	0	0
					write "0"		1: INTTBO1		rupt request	level
					TP0				TAD	
	INTP0&	005411	(IPOC/	IP0M2	IP0M1	IPOMÓ	IADC	IADM2	IADM1	IADM0
INTEPAD	INTAD	00E4H	R		R/W		R		R/W	1
	enable		0	0		0	0	0	0	0
			1: INTP0	Inter	rupt request	level	1: INTAD		rupt request	level
							100		RTC	15140
INTERTC	INTRTC	00E5H	\rightarrow -	$\overline{\mathcal{A}}$		-	IRC	IRM2	IRM1	IRM0
INTERIC	enable		-		-		R	0	R/W	0
	ZA			- <u> </u>		-	0 1: INTRTC	0		0
	\sim		~		write "0"				rupt request	ievei
	NINAL O		INCNM	AL N	MI		INCWD		WDT	
	NMI &	00EFH	R	\rightarrow	-	_		_	-	-
	enable				1		R 0			
$\langle \in$			1: NML		– Iways write "	 0"	1: INTWDT		 lways write '	
				/ A	iways wille	0		А	iways wille	U

Interrupt control (2/4)


	Interrup	e control (0, 1/								
Symbol	Name	Address	7	6	5	4	3	2	1	0	
				INTTC1	(DMA1)		INTTC0 (DMA0)				
	INTTC0 &		ITC1C	ITC1M2	ITC1M1	ITC1M0	ITC0C	ITC0M2	ITC0M1	ITC0M0	
INTETC01	INTTC1	00F0H	R		R/W		R		R/W		
	enable		0	0	0	0	0	0	0	0	
			1: INTTC1	Inter	rupt request	level	1: INTTC0 Interrupt request level				
				INTTC3	(DMA3)			INTTC2	(DMA2)		
	INTTC2 &		ITC3C	ITC3M2	ITC3M1	ITC3M0	ITC2C	ITC2M2	ITC2M1	ITC2M0	
INTETC23		00F1H	R		R/W		R		R/W		
	enable		0	0	0	0	0 ((77.0	0	0	
			1: INTTC3	Inter	rupt request	level	1: INTTC2	/)) Inter	rupt request	level	
			INTTC5 (DMA5)					INTTC4	(DMA4)		
	NTTC4 &		ITC5C	ITC5M2	ITC5M1	ITC5M0	ITC4C	ITC4M2	ITC4M1	ITC4M0	
INTETC45	INTTC5	00F2H	R		R/W		R		R/W		
	enable		0	0	0	0 ((0	0	0	0	
			1: INTTC5	Inter	rupt request	level	1: INTTC4	Inter	rupt request	level	
				INTTC7	(DMA7)			INTTC6	INTTC6 (DMA6)		
	NTTC6 &		ITC7C	ITC7M2	ITC7M1	ITC7M0	ITC6C	ITC6M2	ITC6M1	ITC6M0	
INTETC67	INTTC7	00F3H	R		R/W		R		R/W		
	enable		0	0	0	0	0		100	0	
			1: INTTC7	Inter	rupt request	level	1: INTTC6	Inter	rupt request	level	

Interrupt control (3/4)

	Interrup	t control ((4/4)							
Symbol	Name	Address	7	6	5	4	3	2	1	0
			-	-	-	-	-	-	-	SIOCNT
	HSC					R				R/W
HSCSEL	Selection	00F4H	0	0	0	0	0	0	0	0
	register							$\langle \rangle$		0: SIO1 1: HSC
			-	/		/		IR2LE	IR1LE	IR0LE
	SIO		W		/				> w	
	Interrupt	00F5H	0		\square				1	1
SIMC Mode Control register	(Prohibit RMW)	Always write "1".					INTRX2 0: edge mode 1: level mode	INTRX1 0: edge mode 1: level mode	INTRX0 0: edge mode 1: level mode	
						/	\mathcal{N}			NMIREE
					/	4	X			W
	Interrupt	00F6H				-41	\sim		\neg	0
IIMC	Input Mode Control register	(Prohibit RMW)			C					NMI 0:Falling 1:Falling and Rising
			I7LE	I6LE	I5LE	I4LÉ	I3LE	∕ J2LĘ∕∕	I1LE	IOLE
	Interrupt	00FAH				\searrow 1	N ($\leq \uparrow \uparrow$		
IIMC2	Input Mode	(Prohibit	0	0	0	0	0		0	0
	Control register2	RMW)	INT7 0: Edge 1: Level	INT6 0: Edge 1: Level	INT5 0: Edge 1: Level	INT4 0: Edge 1: Level	INT3 0: Edge 1: Level	INT2 0: Edge 1: Level	INT1 0: Edge 1: Level	INT0 0: Edge 1: Level
			17EDGE	I6EDGE	15EDGE	I4EDGE	I3EDGE	I2EDGE	I1EDGE	I0EDGE
				()	\backslash		N))			
	Interrupt	00FBH	0	((()) 0	0	Ó	0	0	0
IIMC3	Input Mode Control register3	(Prohibit RMW)	INT7 0: Rising /High 1: Falling /Low	INT6 0: Rising /High 1: Falling /Low	INT5 0: Rising /High 1: Falling /Low	INT4 0: Rising /High 1: Falling /Low	INT3 0: Rising /High 1: Falling /Low	INT2 0: Rising /High 1:Falling /Low	INT1 0: Rising /High 1: Falling /Low	INT0 0: Rising /High 1: Falling /Low
	Interrupt		CLRV7	CLRV6	CLRV5	CLRV4	CLRV3	CLRV2	CLRV1	CLRV0
INTCLR	Clear	00F8H (Prohibit			(7/3) 1	N	i	i	
	Control	RMW)	0	0	0	0	0	0	0	0
	register		(Clear the int	errupt reques	st flag by the	writing of a	micro DMA s	starting vector	or

Interrupt control (4/4)

Note: HSCSEL register is not built into TMP92CY23.



(3) DMA controller

Symbol	Name	Address	7	6	5	4	3	2	1	0
			/	/	DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
DMA0V	DMA0	0100H					R/	W	•	•
DIVIAUV	start vector				0	0	0	0	0	0
							DMA0 st	art vector		
			/		DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
DMA1V	DMA1	0101H					R/	W		
DIVIATV	start vector	010111			0	0	0	((0))	> o	0
							DMA1 sta	art vector		
					DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
DMA2V	DMA2	0102H				~	R/	w))		
	start vector	010211			0	0	0	0	0	0
							DMA2 sta	art vector		
					DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
DMA3V	DMA3	0103H					R/	W	\bigcirc	
DIVIAG	start vector	010011			0	0	0	0 <		0
			_	~		DMA3 start vector				
					DMA4V5	DMA4V4	DMA4V3	DMA4V2	DMA4V1	DMA4V0
DMA4V	DMA4	0104H					R/	W C	(/)	
2	start vector				0(0	0	0	0	DMA1V0 0 DMA2V0 0 DMA2V0 0 DMA3V0 0 DMA3V0 0 DMA4V0 0 DMA5V0 0 DMA5V0 0 DMA5V0 0 DMA5V0 0 DMA5V0 0 DMA5V0
								art vector	r	1
					DMA5V5	DMA5V4		DMA5V2	DMA5V1	DMA5V0
DMA5V	DMA5	0105H		\rightarrow			R/	A		1
	start vector					0		0	0	0
								art vector		
				$ \rightarrow $	DMA6V5	DMA6V4	DMA6V3		DMA6V1	DMA6V0
DMA6V	DMA6	0106H		$\langle \rangle$				1	-	i .
	start vector			(\rightarrow)	0	0	0	0	0	0
								art vector	D1	
					DMA7V5	DMA7V4	DMA7V3		DMA7V1	DMA7V0
DMA7V	DMA7 start vector	0107H	\mathcal{H}	\mathcal{A}			R/	0	0	0
	Start Vector				0		DMA7 sta	-	0	DMA0V0 0 0 DMA1V0 0 0 0 0 0 0 0 0 0 0 0 0 0
			DBST7	DROTO	DPCTE	DPCT4	1		DBST4	DRSTO
		$\langle \rangle$		DBST6	DBST5	DBST4	DBST3 W	DBST2	DBST1	DP210
DMAB	DMA burst	0108H	0	0	$\langle 0 \rangle$	0	0	0	0	0
						-	t on burst mo	-	U	U
			DREQ7	DREQ6	DREQ5	DREQ4	DREQ3	DREQ2	DREQ1	
	DMA 🔍	0109H	DICEQI	DIRECO			W	DIVERSE	DIVEQU	DIVEQU
DMAR		(Prohibit	0	0	0	0	0	0	0	0 DMA2V0 0 DMA3V0 0 DMA3V0 0 DMA4V0 0 DMA5V0 0 DMA6V0 0 DMA6V0 0 DMA7V0 0 DMA7V0 0 DMA7V0 0 DMA7V0
	request	RMW)	о /		V -		est in softwar	-	0	0

92CY23-351

⁽⁴⁾ Memory controller (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
Symbol	Name	Address		B0WW2	B0WW1	H BOWWO	\sim	B0WR2	B0WR1	B0WR0
				BOMMA	W	BOMMO		BUWRZ	W	BUWRU
	Block 0		\sim	0	1	0	\sim	0	1	0
DOCOL	MEMC	0140H		Write waits	1	0		Read waits		0
B0CSL	Control register	(Prohibit RMW)		001: 0 WAI	T 010: 1	WAIT		001: 0 WAIT 010: 1 WAIT		
	Low	rivivv)		101: 2 WAI		3 WAIT	101:2 WA			
	LOW			111: 4 WAI	T 011: V	VAIT pin		111: 4 WAJ		VAIT pin
				Others: Res	served	1	(Others: Res	served	
			B0E			B0REC	B0OM1	BOOMO	B0BUS1	B0BUS0
			W					<u> </u>	i	
	Block 0		0			0	0	0	0	0
	MEMC	0141H	CS select			0: Not insert a	00: ROM/SI 01: Reserve		Data Bus w 00: 8-bit	ridth
B0CSH	Control	(Prohibit	0: Disable 1: Enable			dummy	101: Reserve		00: 8-bit 01: 16-ibt	
	register RMW) High					cycle	11: Reserve		10: Reserve	ed
	nign					1: insert a		0	11: Reserve	
						dummy				
			<hr/>			cycle				
				B1WW2	B1WW1	B1WW0	\sim	B1WR2	B1WR1	B1WR0
	Block 1			0	W ((0		70	W 1	0
	MEMC	0144H		0 Write waits				Read waits		0
B1CSL	B1CSL Control (Prohibit register RMW)			001: 0 WAI	T 010· 1	WAIT		001: 0 WAIT 010: 1 WAIT		
				101: 2 WAI		WAIT	101: 2 WAIT 110: 3 WAIT			
	Low			111: 4 WAľ	T 011: V	VAIT pin		111: 4 WAI		VAIT pin
				Others: Res	served	6		Others: Res	served	
			B1E			B1REC	B1OM1	B1OM0	B1BUS1	B1BUS0
			W	\mathcal{I}				W	.	
	Block 1	0145H	0	(\land)		0	0/	0	0	0
B /	MEMC		CS select 0:Disable			0: Not insert a	00: ROM/SI 01: Reserve		Data Bus w 00: 8-bit	ridth
B1CSH	control	(Prohibit	1:Enable	$\langle \rangle$		dummy	10: Reserve		00. 8-bit 01: 16-ibt	
	register	RMW)		\bigcirc	<	cycle	11: Reserve		10: Reserve	ed
	High		$\left(\overline{\Omega} \right)$		~	1: insert a			11: Reserve	ed
		\frown)		dummy				
				/	-(Q)	cycle				
		$\langle \langle \rangle$		B2WW2	B2WW1	B2WW0		B2WR2	B2WR1	B2WR0
	Block 2				W				W	0
Dagai	MEMC	0148H		0 Write waits		0	\vdash	0 Read waits	1	0
B2CSL	control	(Prohibit	\sim	Write waits 001: 0 WAI		1 WAIT		Read waits 001: 0 WAI		WAIT
	register	RMW)		101: 2 WAI		3 WAIT		101: 2 WAI		WAIT
	Low 🗸	\sim		111:4 WAI		WAIT pin		111: 4 WAI		VAIT pin
	6	\sim	6	Others: Res	served			Others: Res	served	
\sim			B2E	B2M		B2REC	B2OM1	B2OM0	B2BUS1	B2BUS0
	\mathcal{A}			V V			1	W	1	
	Block 2	((1))0		0	0	0	0/1 (Note)	0/1 (Note)
	MEMC	0149H		0:16 MB		0: Not	00: ROM/SI 01: Reserve		Data Bus w 00: 8-bit	ridth
B2CSH	control	(Prohibit	0:Disable 1:Enable	1: Sets area		insert a dummy	101: Reserve		00: 8-bit 01: 16-ibt	
	register	RMW)		uica		cycle	11: Reserve		10: Reserve	ed
	High					1: insert a			11: Reserve	
						dummy				
						cycle				

Note: Since after reset becomes unfixed, please be sure to set up bus bit B2CSH<B2BUS1:0> of the control register before accessing the external block address area 2.

	Memory	controlle	· (2/3)	1						
Symbol	Name	Address	7	6	5	4	3	2	1	0
				B3WW2	B3WW1	B3WW0		B3WR2	B3WR1	B3WR0
	Block 3		/		W				W	
	MEMC	014CH	/	0	1	0		~ 0	1	0
B3CSL	control	(Prohibit		Write waits				Read waits		
	register	RMW)		001: 0 WAI		I WAIT		001: 0 WAI		WAIT
	Low	,		101: 2 WAI		3 WAIT		101: 2 WAI		WAIT
				111: 4 WAI		VAIT pin		111: 4 WAI		/AIT pin
				Others: Re:	served		(Others: Re		
			B3E			B3REC	B3OM1	B3OM0	B3BUS1	B3BUS0
	Block 3		W					<u> </u>	i	
	MEMC	014DH	0			0	0	0	0	0
B3CSH	control	(Prohibit	CS select				00: ROM/S		Data Bus w	idth
Booon	register	RMW)	0:Disable 1:Enable			7	01: Reserve 10: Reserve		00: 8-bit 01: 16-ibt	
	High		T.⊑nable			cycle 1: insert a	11: Reserve		10: Reserve	he
						dummy			11: Reserve	
						cycle	\searrow	54		
			/	BEXWW2	BEXWW1	BEXWW0		BEXWR2	BEXWR1	BEXWR0
	BLOCK EX		/		W		\sum		$\langle \rangle_{\rm W})$	
	MEMC	EMC 0158H ntrol (Prohibit jister RMW)		0	1 ((0	\backslash	_ 0	14	0
BEXCSL	Control register Low			Write waits				Read waits	7	
DEXCOL				001: 0 WAI	T (010: 1	1 WAIT		001: 0 WAI	T 010: 1	WAIT
				101: 2 WAIT 110: 3 WAIT				101: 2 WAI		WAIT
				111: 4 WAI		WAIT pin		111: 4 WAI		/AIT pin
				Others: Re	served			Others: Re		
				<u></u>		BEXREC	BEXOM1	BEXOM0	BEXBUS1	BEXBUS0
	BLOCK EX							W	1	
	MEMC	0159H				0	0	0	0	0
BEXCSH	Control	(Prohibit)		00: ROM/S		Data Bus w	idth
DEXCOUNT	register	RMW)				a dummy	01: Reserve 10: Reserve		00: 8-bit 01: 16-ibt	
	High)	(($\langle \rangle$		1: insert a	11: Reserve		10: Reserve	h
	5			\bigcirc	<	dummy	11111000110		11: Reserve	
			$\overline{\Omega}$		6	cycle				
		\frown	\mathcal{H}		\langle	OPGE	OPWR1	OPWR0	PR1	PR0
					44	\wedge	•	R/W		
		16 /			$\neg \forall \land$)) o	0	0	1	0
					$\langle \rangle$	ROM	Wait numbe	er on page	Byte numbe	er in a page
	Page ROM	0166H			$ \rightarrow $		00:1 state		00:64 byte	
PMEMCR	Control		\sim			access	(n-1-1-1 n	node)	01:32 byte	
	register	7				0: Disable 1: Enable	01:2 state (n-2-2-2 n	nada)	10:16 byte	
	2	$\langle \rangle$		\sim	\checkmark		(n-2-2-2 n 10:3 state	noue)	11:8 byte	
		$\overline{}$					(n-3-3-3 n	node)		
~			<	12			11:Reserved			
\sim	//))		$\overline{)}$						
	$// \sim$	- (> (()) .						

Memory controller (2/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0			
-,			M0V20	M0V19	M0V18	M0V17	M0V16	M0V15	M0V14-9	M0V8			
	Memory		100 0 20	100010	100010	R/		100010	1000140	111010			
MAMR0	Mask	0142H	1	1	1	1	1	1	1	1			
	register 0				0: Compa		1: Compa	re disable		-			
	Memory		M0S23	M0S22	M0S21	M0S20	M0S19	M0S18	M0S17	M0S16			
MSAR0	Start	0143H				R/	W						
MSARU	Address	0143H	1	1	1	1	1	(1)	2 1	1			
	register 0				Se	et start addre	ess A23 to A	16)				
	Maman		M1V21	M1V20	M1V19	M1V18	M1V17	M1V16	S18 M0S17 M03 1 1 1 V16 MV15-9 M1 1 1 1 able 518 M1S17 M13 V17 M2V16 M2* able 1 1 S18 M1S17 M13 V17 M2V16 M2* S18 M2S17 M2*				
MAMR1	Memory Mask	0146H				R/	Ŵ (
	register 1	014011	1	1	1	1	\sum		1	1			
	regiotor i				0: Compa	re enable	1: Compa	re disable					
	Memory		M1S23	M1S22	M1S21	M1S20	M1\$19	M1S18	M1S17	M1S16			
MSAR1	Start	0147H				R/	W						
	Address	014/11	1	1	1	1		1	$\mathcal{A}(1)$	> 1			
	register 1				Se	et start addre	ess A23 to A	16					
	Memory		M2V22	M2V21	M2V20	M2V19 <	M2V18	M2V17	M2V16	M2V15			
MAMR2	Mask	014AH		i					$\mathcal{U}_{\mathcal{D}}$				
100 UVI (2	register 2	01.041	1	1	1 ($\overline{1}$	1	1	901	1			
	- 3				0: Compa			re disable					
	Memory		M2S23	M2S22	M2\$21	M2S20	M2S19	M2S18	M2S17	M2S16			
MSAR2	Start	014BH		1		R/	W		1				
	Address	••••	1	1	(\land)	✓ 1	17/	<u> </u>	1	1			
	register 3					et start addre		16	1				
	Memory		M3V22	M3V21	M3V20	M3V19	M3V18	M3V17	M3V16	M3V15			
MAMR3	Mask	014EH				R/	W	1	1				
	register 3	0	1		1			1	1	1			
	- 3) 0: Compa	re enable		re disable					
	Memory		M3S23	M3S22	M3S21	M3S20	M3S19	M3S18	M3S17	M3S16			
MSAR3	Start	014EH											
MOAINO	Address	014FH	1		1	145	1	1	1	1			
	register 3		(Ω)		< Se	et start addre	ess A23 to A	16					

Memory controller (3/3)

(5) Clock control/PLL (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			XEN	XTEN	/	/		WUEF	/	
			R/	Ŵ	\sim	/	/	R/W	/	
			1	0	\sim	/	\backslash	0	/	
			High-	Low-		/		Warm-up		R1 GEAR0 R1 GEAR0 0 f high-frequency 0 1: The inside of STOP mode also
			frequency	frequency				timer		
			oscillator	oscillator				0: Write		
	System		(f _{OSCH})	(fs)				don't	>	
	Clock		0: Stop 1: Oscillation	0: Stop				care 1: Write	~	
SYSCR0	Control	10E0H	1. Oscillation	1. Oscillation			G	start		
	register 0						$\langle \rangle$	timer		
								0: Read		
							()	end		
								√ warm-up		
						G		1: Read do not	\frown	
						7		end _	(\land)	
							Ň	warm-up		
						17774	SYSCK	GEAR2	GEAR1	GEAR0
						$\forall \forall \Delta$	<u> </u>	> (CR)	Ŵ	
					\searrow	Y	0	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	0	
							Select		value of hig	gh-frequency
	System						system	(fc) 000: fc		
SYSCR1	Clock	10E1H				\searrow	clock 0: fc	000. fc/2		
	Control register 1				\frown	>	1: fs	010: fc/4		AR1 GEAR0 0 0 of high-frequency DRVE R/W 0 1: The inside of STOP
	register i				$\langle \rangle \rangle$			011: fc/8		
				AC			\sim	100: fc/16		
								101: (Reser		
					\searrow))	110: (Reser 111: (Reser		
			_	(WUPTM1	WUPTM0	HALTM1	HALTM0		DRVE
			W	\sim			W		\sim	
	System		0 (A	1	0	1	1	\sim	
SYSCR2	Clock	10E2H	Always	\bigcirc	Warm-up tir		HALT mode			
0.00.1	Control		write "0"		00: Reserve	d	00: Reserve			
	register 2	\frown	(// 5)		01: 2 ⁸ /input	frequency	01: STOP n			
					10: 2 ¹⁴ /inpu 11: 2 ¹⁶ /inpu	t frequency	10: IDLE1 r 11: IDLE2 r			
		$\langle \langle \rangle$		FCSEL	LUPFG					drives a pin
				R/W	R		\sim	\sim	\sim	
					0	\sim	\sim	\sim	\sim	
	PLL Control	405011	\sim \sim	Select fc	Lock up					
PLLCR0	register 0	10E8H		clock	timer					
	4	\sum		0: fosch	status flag					
			~	1: f _{PLL}	0: Not end					
\sim					1: End	-				
		\mathcal{V}	PLLON	\sim						
		((R/W							
DILCRA	PLL Control	10E9H	20	\sim						
PLLOKI	LCR1 register 1	INEAH (Control							
			on/off 0: OFF							
			1: ON							
				1	1					

	OCK COILTOI/							-		
Symbol	Name	Address	7	6	5	4	3	2	1	0
			PROTECT		/			EXTIN	-	DRVOSCL
			R						R/W	
EMCCR0	EMC Control		0					0	1	1
(Note1)	register 0	10E3H	Protect flag 0: OFF 1: ON					1: External clock	Always write "1"	fs oscillator driver ability 1: Normal 0: Weak
			PROTECT						- 1	DRVOSCL
EMCCR0 EMC Con (Note2) register	EMC Control register 0	10E3H	R 0 Protect flag 0: OFF 1: ON		M			R/W 0 Always write "0"	1 Always write "1"	1 fs oscillator driver ability 1: Normal 0: Weak
EMCCR1	EMC Control register 1	10E4H			protect ON/O		-	- / ~	\sim	(
EMCCR2	EMC Control register 2	10E5H			Y: write in s Y: write in s	· · · / /		$\gamma \qquad (\bigcirc$	// ~ >	

Note1: This register is a register for TMP92CY23.

Note2: This register is a register for TMP92CD23A.

- Symbol Name Address 7 6 5 4 3 2 0 1 **TAORUN TAORDE** I2TA01 TA01PRUN TA1RUN R/W R/W 8-bit timer 0 0 0 0 0 TA01RUN RUN 1100H IDLE2 TMRA01 Double UC1 UC0 register buffer 0: Stop prescaler 0: Disable 1: Operate 0: Stop and clear 1: Enable 1: Run (Count up) 1102H 8-bit timer **TAOREG** (Prohibit W register 0 RMW) Undefined 1103H 8-bit timer TA1REG (Prohibit W register 1 RMW) Undefined TA01M0 PWM01 PWM00 TA1CLK1 TA1CLK0 TA0CLK1 TA01M1 TA0CLK0 R/W 8-bit timer 0 0 0 0 0 0 Λ n source Operation mode PWM cycle Source clock for TMRA0 Source clock for TMRA1 TA01MOD CLK & 1104H 00: TA0TRG 00: Reserved 00: TA0IN pin input 00: 8-bit timer mode mode 01: ¢T1) 01: 16-bit timer mode $01 \cdot 2^{6}$ register 10: 8-bit PPG mode 10: 2⁷ 10: **dT**16 10: ¢T4 11·2⁸ 11: 8-bit PWM mode 11: **•**T16 TA1FFC1 TA1FFC0 TA1FFIE TA1FFIS R/₩ R/W 8-bit timer 0 0 1105H 1 1 flip-flop 00: Invert TA1FF TA1FF TA1FF TA1FFCR (Prohibit control 01: Set TA1FF control for inversion RMW) register 10: Clear TA1FF inversion select 11: Don't care 0: TMRA0 0: Disable 1: Enable 1: TMRA1 TA2RDE 12TA23 TA23PRUN TA3RUN TA2RUN R/W R/W 8-bit timer 0 0 0 0 0 TA23RUN RUN 1108H IDLE2 Double TMRA23 UC3 UC2 register buffer 0: Stop prescaler 0: Disable 1: Operate 0: Stop and clear 1: Enable 1: Run (Count up) 110AH 8-bit timer TA2REG (Prohibit W register 2 RMW) Undefined 110BH 8-bit timer **TA3REG** (Prohibit w register 3 RMW) Undefined TA3CLK1 TA3CLK0 TA23M1 TA23M0 PWM21 PWM20 TA2CLK1 TA2CLK0 R/W 8-bit timer 0 0 0 0 0 0 0 0 source CLK PWM cycle Source clock for TMRA3 Source clock for TMRA2 TA23MOD Operation mode & 110CH/ 00: 8-bit timer mode 00: Reserved 00: TA2TRG 00: Reserved mode 01: 2⁶ 01: 16-bit timer mode register r 10: 8-bit PPG mode 10: 2⁷ 11: 8-bit PWM mode 11: 2⁸ 11: **\ \ T**16 TA3FFC1 TA3FFC0 TA3FFIE **TA3FFIS** R/W R/W 8-bit timer 0 110DH 1 1 0 flip-flop 00: Invert TA3FF **TA3FF** TA3FF **TA3FFCR** (Prohibit control 01: Set TA3FF control for inversion RMW) register 10: Clear TA3FF inversion select
- (6) 8-bit timer (1/2)

11: Don't care

0: TMRA2 1: TMRA3

0: Disable

1: Enable

	8-bit time	er (2/2)												
Symbol	Name	Address	7	6	5	4	3	2	1	0				
			TA4RDE	/		/	I2TA45	TA45PRUN	TA5RUN	TA4RUN				
			R/W					R/	W					
	8-bit timer		0			/	0	0	0	0				
TA45RUN	RUN register	1110H	Double buffer				IDLE4 0: Stop	TMRA45 prescaler	UC5	UC4				
			0: Disable 1: Enable				1: Operate	0: Stop and 1: Run (Cou						
	8-bit timer	1112H					_		7					
TA4REG	register 4	(Prohibit		W										
	regiotor i	RMW)		Undefined										
	8-bit timer	1113H		-										
TA5REG	register 5	(Prohibit					\mathbb{W}	<u></u>						
	J	RMW)		Undefined										
			TA45M1	TA45M0	PWM41	PWM40	TA5CLK1	TA5CLK0	TA4CLK1	TA4CLK0				
	8-bit timer			r	1		W		A()					
	source CLK		0	0	0	0	0	0	0	0				
TA45MOD	& mode	1114H	Operation mo 00: 8-bit time		PWM cycle 00: Reserved	(7)	Source clock 00: TA4TRG		Source clock 00: Reserved					
	register						01: 16-bit time		01: 2 ⁶		01:		01: (01)	
	- 5		10: 8-bit PPG		10: 2 ⁷	\sim	10:		10: \oT4					
			11: 8-bit PWN	/I mode	11: 2 ⁸	$\overline{}$	11: φT256 TA5FFC1	TA5FFC0	11: ∳T16 TA5FFIE	TA5FFIS				
							1	W	-	W				
	8-bit timer						R 1		0 R.	0				
TA5FFCR	flip-flop	1115H (Brobibit					00: Invert TA	5FF	TA5FF	TA5FF				
TASFFUR	control	(Prohibit RMW)		.((\sim		01: Set TA5F	- / /	control for	inversion				
	register	r(IVIVV)		$\leq l$			10: Clear TA		inversion	select				
					\searrow	\sim	11: Don't car	e	0: Disable	0: TMRA4				
									1: Enable	1: TMRA5				

8-bit timer (2/2)

(7) 16-bit timer (1/2)

	16-bit tin				1				1	
Symbol	Name	Address	7	6	5	4	3	2	1	0
			TB0RDE	_			I2TB0	TB0PRUN		TBORUN
	101.00		R	/W			R/	/W		R/W
	16-bit timer	110011	0	0			0	0		0
TBORUN	RUN register	1180H	Double	Always			IDLE2	TMRB0		Up counter
	register		buffer 0: Disable	write "0"			0: Stop	prescaler 0: Stop and	l cloor	(UC0)
			1: Enable				1. Operate	1: Run (Co		
			_	_	TB0CP0I	TB0CPM1	TB0CPM0	TBOCLE	TB0CLK1	TB0CLK0
			R	/W	W			R/W		
	16-bit timer		0	0	1	0	<u> </u>	7/0	0	0
	source	1182H	Always	write "0"	Software	Capture tim		Up counter	TMRB0 sou	urce clock
TB0MOD	CLK &	(Prohibit			capture	00: Disable		control	00: Reserve	ed
	mode	RMW)			control	01: Reserved		0: Disable	01: φT1	
	register				0: Software capture	10: Reserved 11:TA1OUT1		1: Enable	10:	
					1: Undefined					
							$\langle \rangle$	~	C /	>
			-	-	TB0C1T1	TB0C0T1	TB0E1T1	TB0E0T1	TB0FFC1	TB0FFC0
			V	V *			Ŵ <	S(C)) N N	/*
			1	1	0		0	$\langle 0 \rangle$	$\mathbb{C}(1)$	1
	16-bit timer	440011	Always v	vrite "11".	TB0FF0 inve		•		Control TB0F	FF0
TB0FFCR	flip-flop	1183H (Prohibit			0: Disable triç	gger	((00: Invert	
TBUFFCK	control	(FTOHIDIC RMW)			1: Enable trig			$\leq > > >$	01: Set 10: Clear	
	register)			Invert when the DC value		Invert when the UC value	Invert when the UC value		e
					is loaded in		matches the		* Always rea	
				(to	to	value in	value in		
					TB0CP1H/L	TB0CP0H/L	TB0RG1H/L	TB0RG0H/L		
TB0RG0L	16-bit timer	1188H		$-\bigcirc$			<u> </u>			
TBURGUL	register 0 Low	(Prohibit RMW)		-(-))		M			
	16-bit timer	1189H			/		efined			
TB0RG0H	register 0	(Prohibit	- ((N			
	High	RMW)		\rightarrow			efined			
	16-bit timer	118AH	(α)				_			
TB0RG1L	register 1	(Prohibit)		\checkmark v	N			
	Low	RMW)	\sim		-(7/3)		efined			
	16-bit timer	(118BH)		\sim)	_			
TB0RG1H	register 1	(Prohibit			\sim	V	N			
	High	RMW)	_	$\langle -$	$ \rightarrow $	Unde	efined			
	16-bit timer	7	~			-	_			
TB0CP0L	Capture	118CH			\searrow	F	۲			
	register	\sim		\bigwedge		Unde	efined			
	0Low 16-bittimer		<hr/>	4						
\land	Capture))		\rightarrow		-	- २			
TB0CP0H	register 0	118DH		$\gamma \gamma \sim$						
	High	((10	\mathcal{I}		Unde	efined			
	16-bit timer									
TB0CP1L	Capture	118EH				F	۲			
	register 1					Unde	efined			
	Low									
	16-bit timer Capture						-			
TB0CP1H	register 1	118FH					२			
	High					Unde	efined			
	nign									

16-bitTimer (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
-			TB1RDE	-			I2TB1	TB1PRUN	\sim	TB1RUN
			R	Ŵ	\sim	\sim	R	/W	\sim	R/W
	16-bit timer		0	0	/	\sim	0	0	\sim	0
TB1RUN	RUN	1190H	Double	Always			IDLE2	TMRB1		Up counte
	register		buffer	write "0"			0: Stop	prescaler		(ÚC1)
			0: Disable				1: Operate	0: Stop and		
			1: Enable					1: Run (Cou	unt up)	-
			TB1CT1	TB1ET1	TB1CP0I	TB1CPM1	TB1CPM0	TB1CLE	TB1CLK1	TB1CLK0
			R/	/W	W		6	R/W		
			0	0	1	0	<pre>> 0(()</pre>	0	0	0
	16-bit timer		TB1FF1 Inve	rsion trigger	Software	Capture timin	ig (Up counter		
	source	1192H	0: Trigger dis	able	capture	00: Disable		control	00: TB1IN0	pin input
TB1MOD	CLK &	(Prohibit	1: Trigger ena	able	control	INT5 is rising		0: Disable	01: φT1	
	mode	RMW)	Invert when	Invert when	0: Software	01: TB1N0 ↑		1: Enable	10:	
	register	,	capture to	match UC0	capture	INT5 is rising	1		11: ♦ T16	
	-		capture	with	1: Undefined	10: TB1/N0 ↑		5	$\langle \rangle >$	
			register 1	TB1RG1H/L		INT5 is falling 11: TA3OUT		$\langle \rangle$		
						INT5 is rising		\overline{a}		
			TB1FF1C1	TB1FF1C0	TB1C1T1	TB1C0T1		TB1E0T1	TB1FFC1	TB1FFC0
			-	/*	потт		/W			/*
			1	1	0	0	0 /			1
	16-bit timer		TB1FF1 co		F ()	ersion trigge			Control TB ²	
	flip-flop	1193H	00: Invert		0: Disable t			\geq	00: Invert	
TB1FFCR	control	(Prohibit	01: Set		1: Enable tr		$\overline{\Omega}$	\sim	01: Set	
		register RMW)	10: Clear		Invert when		10: Clear			
	register		11: Don't ca		the UC value	the UC value	the UC value	the UC value	11: Don't ca	are
			* Always re	ad as "11".	is loaded in	is loaded in	matches the	matches the	* Always re	ad as 11.
					to	to	value in	value in		
	401.55	440011		+(-)	TB1CP1H/L	TB1CP0H/L	TB1RG1H/L.	TB1RG0H/L.		
TB1RG0L	16-bit timer register 0	1198H (Prohibit)		N			
IDINGUL	Low	RMW)	- 6	7			efined			
	16-bit timer	1199H			~	Unde	lineu			
TB1RG0H	register 0	(Prohibit		9—		\rightarrow	N			
IDIROUII	High	RMW)	$-(\alpha)$		-		efined			
	16-bit timer	1/9AH)		Unde	lineu			
TB1RG1L	register 1	(Prohibit		~		<u> </u>	V			
IDINGIL	Low	RMW)		$-\langle \cdot \rangle$	-	1				
					$\rightarrow \rightarrow $	Unde	efined			
TB1RG1H	16-bit timer register 1	119BH (Prohibit		$\langle =$	\rightarrow		V			
	High	RMW)	\sim	\rightarrow			efined			
		2			\rightarrow	Unde				
	16-bit timer Capture	\sim		\wedge	\checkmark	-	_ ר			
TB1CP0L	register 0	119CH	~	1			२			
~	Low			11		Unde	efined			
	16-bittimer	//		\sim			_			
	Capture		≻ ((_ `			r				
TB1CP0H	register 0	119DH	\rightarrow	<u> </u>		r	۲			
	High		\sim	/		Unde	efined			
	16-bit timer					-	_			
	Capture									
TB1CP1L	register 1	119EH								
	Low					Unde	efined			
	16-bit timer					-	_			
	Capture					ŗ	- २			
TB1CP1H	register 1	119FH								
	High					Unde	efined			
	riigii									

(8) High speed serial (Note)(1/3)

Symbol	Name	Address	Note)(1/3	6	5	4	3	2	1	0
				XEN0				CLKSEL02	CLKSEL01	CLKSEL00
			\sim	R/W		\sim	\sim	OLINOLLOL	R/W	OLINOLLOO
				0				1	0	0
		000011		SYSCK				Select bau	-	0
		0C00H		0: Disable					rate ved 100:f _{SY3}	_/16
				1: Enable				000.iteserv 001: f _{SYS} /2		
								010: f _{SYS} /4		
	High Speed							011: f _{SYS} /8		served
HSC0MD	Serial		LOOPBACK0	MSB1ST0	DOSTAT0	/	TCPOL0	RCPOL0	TDINVO	RDINV0
	Mode			R/W		\sim	. ((/W	
	register		0	1	1	\sim	$\bigcirc a$ ($\left(\begin{array}{c} 0 \end{array} \right)$	0	0
			LOOPBACK	Start bit for			Synchronous	Synchronous	Invert data	Invert data
		0C01H	test mode	transmit	(no transmit)		clock edge	clock edge	During	During
			0: Disable	/receive	0: fixed		during	during	transmitting	receiving
			1: Enable	0:LSB	to "0"	6	transmitting	receiving	0:Disable	0:Disable
				1:MSB	1:fixed		0: fall	0: fall	1:Enable	1:Enable
					to "1"		1: rise	1: rise	C()	7
			_	_	UNIT160		\checkmark	ALGNEN0	RXWEN0	RXUEN0
				R/W		\mathcal{H}) R/W	
			0	1	0	\mathcal{H}	\sim		//0))	0
		0C02H	Always	Always	Data (Full duplex	Sequential	Receive
			write "0"	write "1"	length			alignment	receive	UNIT
					0: 8bit (\sim	(0:Disable	0:Disable	0:Disable
	High Speed				1: 16bit	~		1:Enable	1:Enable	1:Enable
HSC0CT	Serial		CRC16_7_B0	CRCRX_TX_BO	CRCREST_B0		$\gamma \gamma$		DMAERFW0	DMAERFR0
	Control			R/W	$\sim)^{\perp}$		$\neg \forall \downarrow$		R	/W
	register		0	0 \(0	\sim	\mathcal{A}	\sum	0	0
		000011	CRC	CRC data	CRC				Micro DMA	Micro DMA
		0C03H	select	0:Transmit	\sim				0: Disable	0: Disable
			0:CRC7	1:Receive	register		\setminus //		1: Enable	1: Enable
			1:CRC16		0: Reset		\sim			
				\sim	1:Release Reset	\land	Ψ.			
				\rightarrow		\rightarrow	TEND0	REND0	RFW0	RFR0
			\sim				TENDO		RF100	NFN0
			4077		\sim	\mathcal{A}	1	0	1	0
			\rightarrow	\rightarrow			Transmitting		Transmit	Receive
				~	((//<	\land	0:operation	Shift register		buffer
		COC04H				\mathcal{O}	1: no	0: no data	0:	0: no valid
	High Speed						operation	1: exist data	untransmitted	data
HSC0ST	Serial				\rightarrow				data exist	1: valid data
	Status		\sim						1: no	exist
	register	>							untransmitted	
	22			<u></u>	\geq			_	data	
	~	\sim								
	$(\cap$	0C05H	\sim							
\frown			\searrow	\mathcal{N}						
	$\langle \rangle$									
			CRCD007	CRCD006	CRCD005	CRCD004	CRCD003	CRCD002	CRCD001	CRCD000
		0C06H	\sim			F	2			
	High Speed		0	0	0	0	0	0	0	0
	Serial		\sim		CRC ca	Iculation res	ult load regi	ster[7:0]		
HSC0CR	CRC		CRCD015	CRCD014	CRCD013				CRCD009	CRCD008
	register						२			
		0C07H	0	0	0	0	0	0	0	0
			-	ı -		culation resi				
						54141011103	an iouu ioyia			

Note: High speed serial function in not built into TMP92CY23.

High speed serial (2/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
				/		/	TENDIS0	RENDIS0	RFWIS0	RFRIS0
					/			R/	W	
				/	/		0	0	0	0
							Read	Read	Read	Read
									0: no	0: no
	High Speed	0C08H					interrupt	interrupt	interrupt	interrupt
	Serial						1: interrupt	1: interrupt	1: interrupt	1: interrupt
HSC0IS	Interrupt						\\/nite		A luit a	\ \ / vite
1100010	status						Write 0: Don't	Write 0; Don't	Write 0: Don't	Write 0: Don't
	register						care	care	care	care
	- 5						1: clear	1: clear	1: clear	1: clear
			\backslash	/	/	/	$\overline{\langle}$	\langle		/
				\backslash	\backslash					
		0C09H		\backslash	\backslash	\sim	\sim	\sim		
							\rightarrow			
										>
							TENDWEO	RENDWE0		RFRWE0
			\sim					R		
	High Speed				/		/ 0 <	0	0	0
	Serial	0C0AH			((\sim	Clear	Clear	Clear	Clear
	interrupt				C		HSCOIS	HSCOIS	HSCOIS	HSC0IS
HSC0WE	status				$\lambda()$		<tendis0></tendis0>	<rendis0></rendis0>	<rfwis0></rfwis0>	<rfris0></rfris0>
11000112	write						0: Disable	0: Disable	0: Disable	0: Disable
	enable				(\land)	\geq	1: Enable	1: Enable	1: Enable	1: Enable
	register			/	Z	/	X			
	0	0C0BH		Å	\downarrow	\neq	\mathcal{H}	/		
			/		7	\neq	\mathcal{A}			
				$\left(\right)$						
				Ţ		/	TENDIE0	RENDIE0	RFWIE0	RFRIE0
			\sim		/	/<	\sim	R/	W	
			Ł	Ł	/	ł	0	0	0	0
	High Speed	0C0CH		\bigcirc		\geq	TEND0	REND0	RFW0	RFR0
	Serial		$\overline{\Omega}$				interrupt	interrupt	interrupt	interrupt
HSC0IE	Interrupt	\frown				\geq	0: Disable	0: Disable	0: Disable	0: Disable
	enable			/	(α)	~	1: Enable	1: Enable	1: Enable	1: Enable
	register	$\left(\left(\right) \right)$		\langle						
					L)	$\langle \rangle$	\sim	\backslash	\backslash	\backslash
		0C0DH	/	Į			\sim	\sim	\backslash	\backslash
			$\overline{}$	\sim						
	\sim	7		\searrow			TENDIR0	RENDIR0	RFWIR0	RFRIR0
	22	7					TENDING		3	TUTUILO
				+	\backslash		0	0	0	0
A.	High Grand	0C0EH					TEND0	REND0	RFW0	RFR0
	High Speed Serial									
HSCOIR	Interrupt		> ((]				interrupt	interrupt	interrupt	interrupt
	request		\sim	77			0: None	0: None	0: None	0: None
	register		\sim				1: generate	1: generate	1: generate	
							\sim	\sim	\sim	
	\sim	0C0FH	\checkmark	$\langle \rangle$			\sim	\sim		
							\vdash	\vdash	\vdash	

Symbol	Name	Address	7	6	5	4	3	2	1	0		
			TXD007	TXD006	TXD005	TXD004	TXD003	TXD002	TXD001	TXD000		
		0C10H				R/	W	•				
	High Speed	00100	0	0	0	0	0	0	0	0		
HSC0TD	Serial transmission				Tra	nsmission da	ata register [7:0]				
HSCOID	data		TXD015	TXD014	TXD013	TXD012	TXD011	TXD010	TXD009	TXD008		
	register	0C11H				R/	W					
	regiotor	001111	0	0	0	0	0	(0)	> 0	0		
					Tran	smission da	ta register [15:8])			
			RXD007	RXD006	RXD005	RXD004	RXD003	RXD002	RXD001	RXD000		
	Link One ed	0C12H				R/	W (())				
	High Speed Serial	001211	0	0	0	0	0	0	0	0		
HSCORD	receiving				R	eceive data	register [7:	0]				
HOUGHD	data		RXD015	5 RXD014 RXD013 RXD012 RXD011 RXD010 RXD009 F								
		0C13H		Ŕ/W								
		001011	0	0	0	0 <1	6	0		0		
					R	eceive data	register [15:	8]				
			TSD007	TSD006	TSD005	TSD004 <	TSD003	TSD002	TSD001	TSD000		
	High Speed	0C14H				R/	w <		26			
	Serial	001411	0	0	0	0	0	0	50/	0		
HSC0TS	transmit					nsmit data sl	/					
	data shift		TSD015	TSD014	TSD013	TSD012	TSD011 (TSD010	TSD009	TSD008		
	register	0C15H				R/			1			
	Ū	001011	0	0	(0)	> 0	0	V O	0	0		
						smit data sh		15:8]				
			RSD007	RSD006	RSD005	RSD004	RSD003	RSD002	RSD001	RSD000		
	High Speed	0C16H				R/		1	1			
	High Speed Serial		0	0	Vo	0	0	0	0	0		
HSCORS	receive			()	/	ceive data st						
	data shift		RSD015	RSD014	RSD013	RSD012	RSD011	RSD010	RSD009	RSD008		
	register	0C17H	((\square		R/	i	i	i			
			0	0	0	0	0	0	0	0		
					Rec	eive data sh	ift register [1	5:8]				

High speed serial (3/3)

ermense	riai onan				1	1		1	1
Name	Address	7	6	5	4	3	2	1	0
Serial	1200H	RB7/TB7	RB6/TB6	RB5/TB5	RB4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	RB0/TB0
	(Prohibit			R			ion)		
Buffer register	RMW)				Und	efined			
		RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
Serial		R	R/	W	R (Clea	red to 0 whe	en read)	F	2/W
channel 0	400411	Undefined	0	0	0	0	(0)	0	0
Control	1201H		-	-		1: Error			
register		data bit8			Overrun	Parity	Framing	1:SCLK0↓	generator 1: SCLK0
						$\langle \langle \rangle$	$\langle \rangle \rangle$		pin input
		TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
					R	.w(()	12		
Quidal		0	0	0	0		0	0	0
		Transfer	Hand	Receive	Wakeup			Serial transm	ission clock
	1202H	data bit8	shake					(UART)	
5							1.7		
			enable	enable	\sim	2		11: External	clcok
					\bigcirc				
		-	BR0ADDE	BR0CK1			BR0S2	V BR0S1	BR0S0
Serial			0					0	0
	400011							0	0
	1203H		/16	11. 1	>		()		
			division	10: ¢T 8	6		Divided frec	luency settir	ig
<u>9</u>				11: 					
				\sim		PROKO	PPOKO	PD0K1	BR0K0
Serial						DRUNS			DRUKU
channel 0 K	1204H			\sim		0	1		0
0		1					-	-	-
register			\bigcirc	4	$\langle \langle \rangle \rangle$				
		12S0	FDPX0	$\sum_{i=1}^{i}$	A				
Serial		R/	w	$\langle \rangle$	$\frac{1}{2}$				
channel 0	12054		0	-++					
Mode1		IDLE2	Duplex	\sim					
register		0: Stop	0: Half	\geq					
		1: Run	1: Full						
\sim	$\overline{\gamma}$	PLSEL	RXSEL	TXEN	RXEN	SIR0WD3	SIR0WD2	SIR0WD1	SIR0WD0
\sim	\sim		<u> </u>	\checkmark					
IrDA		0 Calaat		-	0	-	0		0
SIR0CR control 1207⊢	1207H	Select <	Receive data	Transmit 0: Disable	Receive 0: Disable				r more than
					10. DISADIC	Set effective pulse width for equal or more $2x \times (value + 1) + 100 \text{ ns}$			
register 0	\mathcal{Y}				1: Enable	$2x \times (value)$	+1) + 100	ns	
register 0	\mathcal{D}		0: "H" pulse 1: "L" pulse			$2x \times (value)$ Can be set:	,	ns	
	Name Serial channel 0 Buffer register Serial channel 0 Control register Serial channel 0 Mode0 register Serial channel 0 Baud rate Control register Serial channel 0 Serial channel 0 Serial Serial channel 0 Serial channel 0 Serial channel 0 Serial	NameAddressSerial Buffer register1200H (Prohibit RMW)Serial channel 0 Control register1201HSerial channel 0 Mode0 register1202HSerial channel 0 Baud rate Control register1203HSerial channel 0 Baud rate Control register1203HSerial channel 0 Baud rate Control register1203HSerial channel 0 Baud rate Control register1203HSerial channel 0 K setting register1203H	Serial channel 0 Buffer register Serial channel 0 Control register Serial channel 0 Mode0 register Serial channel 0 Mode0 register Serial channel 0 Mode0 register Serial channel 0 Serial channel 0 Mode1 register I203H 1203H Serial channel 0 Node1 register Serial channel 0 Mode1 register Serial channel 0 Mod1 register Serial channel 0 Channel 0	Name Address 7 6 Serial channel 0 Buffer register 1200H (Prohibit RMW) RB7/TB7 RB6/TB6 Serial channel 0 Control register 1201H RB8 EVEN Serial channel 0 Control register 1201H RB8 EVEN Serial channel 0 Mode0 register 1201H RB8 EVEN 1202H RB8 CTSE 0 0 0 0 0 1202H TB8 CTSE 0 0 0 0 0 1202H TB8 CTSE 0 0 0 0 0 Serial channel 0 1203H Always +(16 - K) write "0". /16 Serial channel 0 K setting register 1204H Izes Izes FDPX0 Serial channel 0 Mode1 1205H 12250 FDPX0 R/W Serial channel 0 Mode1 1205H 0 0 0 1205H 1205H 0 0 0 1205H 0 <td>Name Address 7 6 5 Serial channel 0 Buffer register 1200H (Prohibit RMW) RB7/TB7 RB6/TB6 RB5/TB5 Serial channel 0 Control register 1201H RB8 EVEN PE 1201H RB8 EVEN PE R R/W 0 0 Control register 1201H RB8 EVEN PE 1201H TB8 CTSE RXE 0 0 0 0 Name 1202H TB8 CTSE RXE 0 0 0 0 0 0 0 Serial channel 0 Baud rate Control register 1203H - BR0ADDE BR0CK1 1 Receive enable 1 R 1 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1<td>Name Address 7 6 5 4 Serial channel 0 Control register 1200H (Prohibit RMW) RB7/TB7 RB6/TB6 RB5/TB5 RB4/TB4 Serial channel 0 Control register 1201H RB8 EVEN PE OERR R Q 0 0 0 0 Serial channel 0 Control register 1201H RB8 EVEN PE OERR R Q 0<</td><td>Name Address 7 6 5 4 3 Serial channel 0 Buffer register 1200H (Prohibit RMW) RB7/TB7 RB6/TB6 RB5/TB5 RB4/TB4 RB3/TB3 Serial channel 0 Control register 1201H RB8 EVEN PE OERR PERR R R/W R (Cleared to 0 whe Undefined 0 0 0 0 Serial channel 0 Mode0 register 1201H RB8 EVEN PE OERR PERR Serial channel 0 Mode0 register 1202H RB8 CTSE RXE WU SM4 0 0 0 0 0 0 0 0 1202H TB8 CTSE RCE/W Wakeup function Serial transm Serial channel 0 Serial channel 0 1202H TB8 CTSE RCeeive enable Serial transm Serial channel 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td>Name Address 7 6 5 4 3 2 Serial channel 0 Buffer register 1200H (Prohibit RMW) RB7/TB7 RB6/TB6 RB5/TB5 RB4/TB4 RB3/TB3 RB2/TB2 RB2/T</td><td>Name Address 7 6 5 4 3 2 1 Serial channel 0 Buffer register 1200H (Prohibit RMW) RB/TB7 RB6/TB6 RB5/TB5 RB4/TB4 RB3/TB3 RB2/TB2 RB1/TB1 RB1/TB1</td></td>	Name Address 7 6 5 Serial channel 0 Buffer register 1200H (Prohibit RMW) RB7/TB7 RB6/TB6 RB5/TB5 Serial channel 0 Control register 1201H RB8 EVEN PE 1201H RB8 EVEN PE R R/W 0 0 Control register 1201H RB8 EVEN PE 1201H TB8 CTSE RXE 0 0 0 0 Name 1202H TB8 CTSE RXE 0 0 0 0 0 0 0 Serial channel 0 Baud rate Control register 1203H - BR0ADDE BR0CK1 1 Receive enable 1 R 1 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <td>Name Address 7 6 5 4 Serial channel 0 Control register 1200H (Prohibit RMW) RB7/TB7 RB6/TB6 RB5/TB5 RB4/TB4 Serial channel 0 Control register 1201H RB8 EVEN PE OERR R Q 0 0 0 0 Serial channel 0 Control register 1201H RB8 EVEN PE OERR R Q 0<</td> <td>Name Address 7 6 5 4 3 Serial channel 0 Buffer register 1200H (Prohibit RMW) RB7/TB7 RB6/TB6 RB5/TB5 RB4/TB4 RB3/TB3 Serial channel 0 Control register 1201H RB8 EVEN PE OERR PERR R R/W R (Cleared to 0 whe Undefined 0 0 0 0 Serial channel 0 Mode0 register 1201H RB8 EVEN PE OERR PERR Serial channel 0 Mode0 register 1202H RB8 CTSE RXE WU SM4 0 0 0 0 0 0 0 0 1202H TB8 CTSE RCE/W Wakeup function Serial transm Serial channel 0 Serial channel 0 1202H TB8 CTSE RCeeive enable Serial transm Serial channel 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td> <td>Name Address 7 6 5 4 3 2 Serial channel 0 Buffer register 1200H (Prohibit RMW) RB7/TB7 RB6/TB6 RB5/TB5 RB4/TB4 RB3/TB3 RB2/TB2 RB2/T</td> <td>Name Address 7 6 5 4 3 2 1 Serial channel 0 Buffer register 1200H (Prohibit RMW) RB/TB7 RB6/TB6 RB5/TB5 RB4/TB4 RB3/TB3 RB2/TB2 RB1/TB1 RB1/TB1</td>	Name Address 7 6 5 4 Serial channel 0 Control register 1200H (Prohibit RMW) RB7/TB7 RB6/TB6 RB5/TB5 RB4/TB4 Serial channel 0 Control register 1201H RB8 EVEN PE OERR R Q 0 0 0 0 Serial channel 0 Control register 1201H RB8 EVEN PE OERR R Q 0<	Name Address 7 6 5 4 3 Serial channel 0 Buffer register 1200H (Prohibit RMW) RB7/TB7 RB6/TB6 RB5/TB5 RB4/TB4 RB3/TB3 Serial channel 0 Control register 1201H RB8 EVEN PE OERR PERR R R/W R (Cleared to 0 whe Undefined 0 0 0 0 Serial channel 0 Mode0 register 1201H RB8 EVEN PE OERR PERR Serial channel 0 Mode0 register 1202H RB8 CTSE RXE WU SM4 0 0 0 0 0 0 0 0 1202H TB8 CTSE RCE/W Wakeup function Serial transm Serial channel 0 Serial channel 0 1202H TB8 CTSE RCeeive enable Serial transm Serial channel 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Name Address 7 6 5 4 3 2 Serial channel 0 Buffer register 1200H (Prohibit RMW) RB7/TB7 RB6/TB6 RB5/TB5 RB4/TB4 RB3/TB3 RB2/TB2 RB2/T	Name Address 7 6 5 4 3 2 1 Serial channel 0 Buffer register 1200H (Prohibit RMW) RB/TB7 RB6/TB6 RB5/TB5 RB4/TB4 RB3/TB3 RB2/TB2 RB1/TB1 RB1/TB1

(9) UART/serial channel (1/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Serial	1208H	RB7/TB7	RB6/TB6	RB5/TB5	RB4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	RB0/TB0
SC1BUF	channel 1	(Prohibit			R (Receive)/W	(Transmissi	on)		
001201	Buffer register	RMW)				Unde	efined			
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
	Serial		R	R	W	R (Clea	red to 0 whe	en read)	R/	W
	channel 1		Undefined	0	0	0	0	((0)	0	0
SC1CR	Control	1209H	Received	Parity	Parity		1: Error		0:SCLK1 1	0: Baud rate
	register		data bit8	0: Odd 1: Even	addition	Overrun	Parity	Framing	1:SCLK1↓	generator
	regiotor			1: Even	0: Disable 1: Enable		$\langle (($	$(\langle \rangle) \rangle$		1: SCLK1
					T. Enable		\geq			pin input
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
						R/	\underline{w})		
	Serial		0	0	0	0	0	0	0	0
	channel 1		Transfer	Hand	Receive	Wakeup	Serial transm		Serial transm	ission clock
SC1MOD0	Mode0	120AH	data bit8	shake	function	function	00: I/O interfa		(UART)	
	register			0: CTS disable	0: Receive disable	0: Disable 1: Enable	01: 7-bit UAR 10: 8-bit UAR		00: TMRA0 ti	
	register			1: CTS	1: Receive	1. Ettable	10: 8-bit UAR	> \\	01: Baud rate 10: Internal c	
				enable	enable		11. 5 51 67 1		11: External	
					1				(SCLK1 ir	
			-	BR1ADDE	BR1CK1	BR1CK0	BR1S3	BR1S2	BR1S1	BR1S0
	Serial					R/	W			
	channel 1		0	0	0	0	007		0	0
BR1CR	Baud rate	120BH	Always	+(16 – K)	00: ¢T0))		
	Control		write "0".	/16	01: 					
	register			division 0: Disable	10:			Jiviaea trequ	uency setting	9
				1: Enable	1.9102					
			/	H)		\sim	BR1K3	BR1K2	BR1K1	BR1K0
	Serial		/	\sim				R	/W	
BR1ADD	channel 1 K	120CH		A		\mathcal{H}	0	0	0	0
	setting register			\bigcirc	<	$\langle \rangle$	5	Sets frequen	cy divisor "K	, n
	register		$(\overline{\alpha})$		\sim		(d	ivided by N	+ (16 – K)/1	6).
		\bigcirc	(12\$1)	FDPX1		$\frac{1}{2}$		/		
	Serial		R/	Ŵ	494					
SC1MOD1	channel 1		0	0	\mathbb{R}					
SCHNODT	Mode1	12000	IDLE2	Duplex	$\backslash \backslash$					
	register		0: Stop	0: Half						
	<u>^</u>		1: Run	1: Full						
	\sim		PLSEL	RXSEL	TXEN	RXEN	SIR1WD3	SIR1WD2	SIR1WD1	SIR1WD0
	<	\sim		\wedge	-	R/	/W			
			0 🗸	0	0	0	0	0	0	0
SIR1CR	IrDA control	120FH	Select	Receive	Transmit	Receive	Select rece	ive pulse wi	dth	
SIRTUR	control register 1		transmit	data	0: Disable	0: Disable	Set effective	e pulse widt	h for equal c	or more thar
	register 1	((0: "H" pulse		1: Enable		+ 1) + 100		
$\overline{\langle}$			0:3/16	1: "L" pulse			Can be set:	1 to 14		
			1: 1/16		1	1	Can be set: 1 to 14 Can not be set: 0, 15			

UART/serial channel (2/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Serial	1210H	RB7/TB7	RB6/TB6	RB5/TB5	RB4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	RB0/TB0
SC2BUF	channel 2	(Prohibit			R (Receive)/W	(Transmissi	on)		
001201	Buffer register	RMW)				Unde	efined			
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
	Serial		R	R	/W	R (Clea	ared to 0 whe	en read)	R/	W
	channel 2		Undefined	0	0	0	0	(0)	0	0
SC2CR	Control	1211H	Received	Parity	Parity		1: Error		0:SCLK2↑	0: Baud rate
	register		data bit8	0: Odd	addition	Overrun	Parity	Framing	1:SCLK2↓	generator
	5			1: Even	0: Disable		$\langle (($	$(\langle \rangle)$		1: SCLK2
					1: Enable		\geq			pin input
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
				i	i	R	M C)	i	-
	Serial		0	0	0	0	0	0	0	0
	channel 2		Transfer	Hand	Receive	Wakeup	Serial transm		Serial transm	ission clock
SC2MOD0	Mode0	1212H	data bit8	shake 0: CTS	function 0: Receive	function 0: Disable	00: I/O interfa		(UART)	
	register			disable	disable	1: Enable	10: 8-bit UAR		00: TMRA0 ti 01: Baud rate	
				1: CTS	1: Receive		11: 9-bit UAR		10: Internal c	
				enable	enable	\sim			11: External of	
					2((SCLK2 in	
			-	BR2ADDE	BR2CK1	BR2CK0	BR2S3	BR2S2	BR2S1	BR2S0
	Serial					R	/W			
	channel 2		0	0	0	> o	0	0	0	0
BR2CR	Baud rate	1213H	Always	+(16 – K)	00: ¢T0					
	Control		write "0".	/16	01: øT2			<u>)</u>		
	register			division	10: ¢T8			Divided frequ	uency setting	9
				0: Disable 1: Enable	11: ∳T32					
						\sim	BR2K3	BR2K2	BR2K1	BR2K0
	Serial			\sim			DIVENS		W	DIVEINO
BR2ADD	channel 2 K	1214H	~ 7	$\overline{\langle} \langle \rangle$			0	0	0	0
2112/12/2	setting		7	\supset	\sim				cy divisor "K	
	register				~	$\langle \rangle$		•	+ (16 – K)/16	
		\bigcirc	(12\$2)	FDPX2	/	T.	(
	Serial			W	$\sqrt{q1}$			\sim		
	abannal 2	$\left \right $	0	0		\rightarrow		\sim		\backslash
SC2MOD1	Mode1	1215H	IDLE2	Duplex	\mathbb{Z}					
	register		0: Stop	0: Half	$ \ge $					
				1: Full						
	\sim	7	1. Run		TYEN	DVEN				
	2		PLSEL	RXSEL	TXEN	RXEN	SIR2WD3	SIR2WD2	SIR2WD1	SIR2WD0
		\sim	0	0	0	0	0	0	0	0
A.	IrDA	$\sum_{i=1}^{n}$	0				-		-	U
SIR2CR	control) 1217H	Select	Receive	Transmit	Receive		ive pulse wi		
	register 2		transmit	data	0: Disable	0: Disable			h for equal o	r more thar
			pulse width			1: Enable	``	+ 1) + 100	ns	
$\langle \langle \langle \rangle$			pulse width 0: 3/16 1: 1/16	0; "H" pulse 1: "L" pulse		1: Enable	2x × (value Can be set: Can not be	1 to 14	ns	

UART/serial channel (3/3)

 $\overline{}$

Symbol Name Address 7 6 5 4 3 2 0 1 SCK0/ SCK1 BC2 BC1 BC0 ACK SCK2 1240H SWRMON (I²C bus W R/W W R/W mode) 0 0 0 0 0 0 0/1 Number of transferred bits Acknowledge Setting of the divide value "n" (Prohibit 000: 8 001:1 010:2 mode 000:5 001:6 010:7 Serial bus RMW) 011: 3 0: Disable 100:4 101:5 011:8 100:9 101:10 interface 0 110:6 111:7 1: Enable 110: 11 111: Reserved SBI0CR1 control SIOMO SIOS SIOINH SIOM1 SCK2 SCK1 SCK0 register 1 1240H W W (SIO 0 0 0 0 0 0 0 mode) Transfer mode Setting of the divide value "n" Transfer Transfer 00: 8-bit transmit 000:4 001:5 010:6 0: Stop 0:Continue (Prohibit 01: Reserved 100: 8 101:9 011:7 1: Start 1:Abort RMW) 10: 8-bit transmit/receive 110: 10 111: External clock SCK0 11: 8-bit receive SBI 1241H DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 SBI0DBR buffer (Prohibit R (Receiving)/W (Transmission) Register RMW) Undefined SA5 SA4 SA3 SA1 SA0 ALS SA6 SA2 W I²CBUS 0 1242H 0 0 0 0 0 0 0 0 I2C0AR (Prohibit address address Register RMW) recognitior Setting Slave address 0:Enable 1:Disable AL/ AAS/ AD0/ LRB/ TRX BB ΡĮŃ MST SBIM1 SBIM0 SWRST1 SWRST0 R/W Serial bus 0 0 0 ø SBI0SR 1 0 0 0 interface 0 1243H 0:Slave 0:Receive Bus status INTSBE0 Arbitration Slave General Last when status 1:Master address receive bit (I²C bus 1:Transmit monitor interrupt lost call Read Register 0:Free 0:request detection match detection monitor mode) 0: "0" 1:Busy 1:Cancel monitor detection 1:Detect 1:Detect monitor 1: "1" (Prohibit 1:Detect RMW) Start/stop Operation mode selection Software reset generate Serial bus SBI0CR2 condition 00: Port mode write "10" and "01", then an interface 0 when generation 10: I²C mode internal reset signal is control 0:Stop 01: SIO mode Write generated. Register 2 1:Start 11: Reserved SIOF/ SEE/ SBIM1 SBIM0 R/W W Serial bus SBI0SR 0 0 0 0 interface 0 1243H when Transfer Shift status status (SIO Read status 0:Stopped Register mode) 0:Stopped 1:In progress 1·In (Prohibit progress RMW) Always Operation mode selection Always Serial bus SBI0CR2 write "0". write "0". 00: Port mode interface 0 10: I²C mode when control 01: SIO mode Write Register 2 11: Reserved

(10) I²C Bus/Serial channel (1/4)

10	Bus/Seria	li channe.	1(2/4)							
Symbol	Name	Address	7	6	5	4	3	2	1	0
			-	I2SBI0						
	Serial bus	1244H	W	R/W						
SBI0BR0	interface 0	(Prohibit	0	0						
	baud rate register 0	RMW)	Always	IDLE2				\frown		
	register o		write "0".	0: Stop						
			P4EN	1: Run _						
				W	/	\backslash	//	\sim		\sim
	Serial bus	1245H	0	0	/	/		7/4		
SBI0BR1	interface 0 baud rate	(Prohibit	Internal	Always			$\mathcal{O}($	$\langle O \rangle$		
	register 1	RMW)	clock	write "0".						
	J		0: Stop							
			1: Run			(/		

I²C Bus/Serial channel (2/4)

I²C Bus/Serial channel (3/4)

0 SCK0/ SWRMON R/W 0/1 llue "n" 010: 7 101: 10 rved SCK0 0 llue "n" 010: 6
SWRMON R/W 0/1 alue "n" 010: 7 101: 10 rved SCK0 alue "n" 010: 6
0/1 0/0: 7 101: 10 rved SCK0 0 0 010: 6
llue "n" 010: 7 101: 10 rved SCK0 0 llue "n" 010: 6
010: 7 101: 10 rved SCK0 0 lue "n" 010: 6
101: 10 rved SCK0 0 ilue "n" 010: 6
o 0 0 0 0 0 0 0 0
SCK0 0 Ilue "n" 010: 6
0 Ilue "n" 010: 6
llue "n" 010: 6
llue "n" 010: 6
010: 6
101: 9 clock SCK1
DB0
41.0
ALS
0
Address
recognition
0:Enable
1:Disable
LRB/
SWRST0
0
Last
receive bit
monitor 0: "0"
1: "1"
reset
write "10" and
an internal al is
_
_
W
0
Always
Always
Always
ง า d

1-0	Bus/Seria	u channe.	1 (4/4)							
Symbol	Name	Address	7	6	5	4	3	2	1	0
			_	I2SBI1	/		\vee	/		
	Serial bus	40.000	W	R/W	\sim	\nearrow	\sim	\sim	\sim	\sim
	interface 1	124CH	0	0			/			
SBI1BR0	baud rate	(Prohibit RMW)	Always	IDLE2				~		
	register 0	(XIVIVV)	write "0".	0: Stop						
				1: Run						
			P4EN	-				Į		
	Serial bus			N					\sum	
	interface 1	124DH	0	0			\sim	\square		
SBI1BR1	baud rate	(Prohibit	Internal	Always			//(\bigcirc		
	register 1	RMW)	clock	write "0".						
			0: Stop					P		
			1: Run			(/		

I²C Bus/Serial channel (4/4)

Cume had	Marras	A ddroo-	7	C	F	Α	2	0	4	0
Symbol	Name	Address	7	6	5	4	3	2	1	0
			EOCF	ADBF	-	-	ITM0	REPEAT	SCAN	ADS
				۲ 	0	0		/W	0	0
			0 AD	0 AD	0	0	0	0 Denest mode	0 Seen mede	0 AD
			conversion	conversion	Always	Always	Interrupt specification	Repeat mode specification	specification	
	AD Mode		end flag	busy flag	write "0".	write "0".	in	0: Single	0: Conversion	start
ADMOD0	Control	12B8H	0: Conversion	0: Conversion			conversion	conversion	channel	0: Don't care
	register 0		in progress	stopped			channel	1: Repeat	fixed mode	1: Start
			1: Conversion	1: Conversion			fixed repeat mode	mode	1: Conversion channel	conversion
			complete	in progress			0: Every	mode	scan mode	Always "0"
							conversion	\bigcirc	Sour mode	when read
							1: Every fourth			
							conversion	Y		
			VREFON	I2AD	-	- (ADCH3	ADCH2	ADCH1	ADCH0
				ı — — — — — — — — — — — — — — — — — — —	1		W	i		
			0	0	0	0	0	0	0	0
			VREF	IDLE2 0: Stop	Always write "0".	Always	· · · · ·	ut channel s	election	
			application control	1: Operate	white 0.	write "0".	0000: AN0			
			0: OFF	opolato	(0001: AN1 0010: AN2	$AN0 \rightarrow AN1$ $AN0 \rightarrow AN1$		
			1: ON				0010. ANZ 0011: AN3		\rightarrow AN2 \rightarrow AI	13
						\sim	0100: AN4		$\rightarrow AN2 \rightarrow AI$	
						\searrow	0101: AN5		\rightarrow AN2 \rightarrow AI	
						\triangleright	$\overline{\Omega}$	\rightarrow AN5		
	AD Mode				\sim)4		0110: AN6))	\rightarrow AN2 \rightarrow AI	$N3 \rightarrow AN4$
ADMOD1	Control	12B9H		20			0111: AN7	\rightarrow AN5 \rightarrow A		
	register 1				\sim		UTIT: AN7	$\rightarrow AN5 \rightarrow A$	$\rightarrow AN2 \rightarrow AI$	$N3 \rightarrow AIN4$
					\sim		1000: AN8		$\rightarrow AN2 \rightarrow AI$	$N3 \rightarrow AN4$
)		\searrow	\rightarrow AN5 \rightarrow A	$N6 \rightarrow AN7 \rightarrow$	AN8
				\sim		~	1001: AN9	$AN0 \rightarrow AN1$	\rightarrow AN2 \rightarrow AI	$N3 \rightarrow AN4$
			((\sim					$N6 \rightarrow AN7 \rightarrow$	
				\bigcirc	<		1010: AN10	$AN0 \rightarrow AN1$		
			\square		\sim	$\langle \rangle$		\rightarrow ANS \rightarrow A \rightarrow ANS \rightarrow A	$N6 \rightarrow AN7 \rightarrow N10$	ANO
		\bigcirc	(// 5				1011: AN11	$AN0 \rightarrow AN1$		$N3 \rightarrow AN4$
					$(\overline{\Omega})$	<u> </u>		\rightarrow AN5 \rightarrow A	$N6 \rightarrow AN7 \rightarrow$	AN8
		$\langle \langle \rangle \rangle$))			$N10 \rightarrow AN11$	
						/	1100 to 1111			
			-			-	-	-	-	ADTRGE
	<u>~</u>						/W	<u> </u>		<u>^</u>
	\sim	2	0	0	0	0	0	0	0	0
	AD Mode	\sum	Always	Always	Always	Always	Always	Always	Always	AD .
ADMOD2	Control	12BAH	write "0".	write "0".	write "0".	write "0".	write "0".	write "0".	write "0".	conversion
\land	register 2									trigger
	$\$	リー		\bigcirc						start
		(())						control
			\sim $>$	\mathcal{D}						0: Disable
		4	$\frown \frown \frown$							1: Enable

(11) AD converter (1/3)

AD converter (2/3)

AD	converter	(2/0)										
Symbol	Name	Address	7	6	5	4	3	2	1	0		
	AD result		ADR01	ADR00				/		ADR0RF		
ADREG0L	register 0	12A0H		२	\backslash	/	\sim	\sim	\sim	R		
	low		Unde	fined	/	/	/	\sim	\sim	0		
	AD result		ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02		
ADREG0H	register 0	12A1H					२	$\langle \rangle$				
	High					Unde	efined					
	AD result		ADR11	ADR10				\mathcal{H}	\sum	ADR1RF		
ADREG1L	register 1	12A2H	F	२	/	/	/	\sim		R		
	low		Unde	fined	/	/		774	\sim	0		
	AD result		ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12		
ADREG1H	register 1	12A3H					2					
	High					Unde	efined	\sum				
	AD result		ADR21	ADR20		/	\sim	\sum		ADR2RF		
ADREG2L	register 2	12A4H	F	र	/			\sim		R		
	low		Unde	efined		4	\searrow		\mathcal{A}	> 0		
	AD result		ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22		
ADREG2H	register 2	12A5H				((7/4		. (C	17			
	High					Unde	fined	\mathcal{O}	2/2			
	AD result		ADR31	ADR30		$\widetilde{\mathcal{N}}$	/	\mathcal{N}	96A	ADR3RF		
ADREG3L	register 3	12A6H	F	र	1	\leq				R		
	low		Unde	efined	A	\checkmark		\mathcal{A}		0		
	AD result		ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32		
ADREG3H	register 3	12A7H	R									
	High			G	\sim	Unde	fined))				
	AD result		ADR41	ADR40	A	$ \rightarrow $	\mathcal{A}	\sim		ADR4RF		
ADREG4L	register 4	12A8H	F	۲		¥	H			R		
	low		Unde	fined			\neq	/		0		
	AD result		ADR49	ADR48	ADR47	ADR46	ADR45	ADR44	ADR43	ADR42		
ADREG4H	register 4	12A9H	6	\neg		A F	ર					
	High			$\left(\right)$		Unde	efined					
	AD result		ADR51	ADR50		1		/		ADR5RF		
ADREG5L	register 5	12AAH	(Ω)	2	4					R		
	low	\frown	Unde	fined						0		
	AD result		ADR59	ADR58	ADR57	ADR56	ADR55	ADR54	ADR53	ADR52		
ADREG5H	register 5	12ABH				// F	२					
	High				$\backslash \backslash$	Unde	efined					
	AD result		ADR61	ADR60	$\frac{1}{1}$					ADR6RF		
ADREG6L	register 6	12ACH	F	२ 📏				/		R		
	low	<	Unde	efined	6					0		
	AD result	$\langle \rangle$	ADR69	ADR68	ADR67	ADR66	ADR65	ADR64	ADR63	ADR62		
ADREG6H	register 6	12ADH	5	1		F	२					
\frown	High					Unde	efined					
	AD result		ADR71	ADR70						ADR7RF		
ADREG7L	register 7	12AEH		ર))						R		
$\overline{\langle}$	low		Unde	fined						0		
	AD result	4	ADR79	ADR78	ADR77	ADR76	ADR75	ADR74	ADR73	ADR72		
ADREG7H	register 7	12AFH	\sim			F	۲					
	High	-				Unde	efined					
High	riigii					Unde	ennea					

AD converter (3/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0			
	AD result		ADR81	ADR80		/		/		ADR8RF			
ADREG8L	register 8	12B0H	F	2	\sim	/	\sim		/	R			
	low		Unde	fined	/		/			0			
	AD result		ADR89	ADR88	ADR87	ADR86	ADR85	ADR84	ADR803	ADR82			
ADREG8H	register 8	12B1H				F	२	$\langle \rangle$	•	•			
	High		Undefined										
	AD result		ADR91	ADR90				\mathcal{H}		ADR9RF			
ADREG9L	register 9	12B2H	F	2		/		\mathcal{V}		R			
	low		Unde	fined		/	4	Ł		0			
	AD result		ADR99	ADR98	ADR97	ADR96	ADR95	ADR94	ADR93	ADR92			
ADREG9H	register 9	12B3H		R									
	High					Unde	efined	\geq					
	AD result		ADRA1	ADRA0			Ľ	\sum		ADRARF			
ADREGAL	register A	12B4H	F	2		4	X	/	\sum	R			
	low		Unde	fined		1	K	/	\sum_{k}	0			
	AD result		ADRA9	ADRA8	ADRA7	ADRA6	ADRA5	ADRA4	ADRA3	ADRA2			
ADREGAH	register A	12B5H				((// 4	र	~ (C					
	High					Unde	efined	り、い	2/n				
	AD result		ADRB1	ADRB0	\mathcal{A}	\mathcal{N}		Ń	HH H	ADRBRF			
ADREGBL	register B	12B6H	F	2	X	7				R			
	low		Unde	fined	1 T	Ĺ		Ł		0			
	AD result		ADRB9	ADRB8	ADRB7	ADRB6	ADRB5	ADRB4	ADRB3	ADRB2			
ADREGBH	register B	12B7H			$\left(\bigcap \right)$	V F	२ (त	$\langle \wedge \rangle$					
	High			6	$\overline{\langle \nabla \rangle}$	Unde	efined)]					

(12) Watch dog timer

Symbol	Name	Address	7	6	5	4	3	2	1	0
			WDTE	WDTP1	WDTP0		-	I2WDT	RESCR	-
				R/W				R	/W	
			1	0	0		0	0	0	0
WDMOD	WDT Mode register	1300H	WDT control 1: Enable	WDT detect 00: 2 ¹⁵ /f _{SYS} 01: 2 ¹⁷ /f _{SYS} 10: 2 ¹⁹ /f _{SYS} 11: 2 ²¹ /f _{SYS}	6		Always write "0".	IDLE2 0: Stop 1: Operate	1: Internally connects WDT out to the reset pin	-
WDCR	WDT Control register	1301H (Prohibit RMW)								

(13) Special t	imer for (CLOCK			2			>
Symbol	Name	Address	7	6	5	4	3	2 1	0
			-			\mathcal{M}	4	RTCSEL1 RTCSEL) RTCRUN
			R/W	/	/	Z		R/W	
	DTC control		0		4	\mathcal{V}		0 0	0
RTCCR	RTC control register	1310H	Always					00: 2 ¹⁴ /f _S	0: Stop &
	register		write "0"		$\langle \langle \rangle$	\searrow	C	01: 2 ¹³ /f _S	Clear
						>		10: 2 ¹² /f _S	1: RUN
					$\langle \rangle$			11: 2 ¹¹ /f _S	
				(($\sim 1 > 2$		

(14) Key-on wake up

	_	_								-
Symbol	Name	Address	7	(6)	5	4	3	2	1	0
			KI7EN	KI6EN	KI5EN	KI4EN	KI3EN	KI2EN	KI1EN	KI0EN
	KEY input	13A0H	((\sim		V N	V			
KIEN	enable 13A0H	13A0H (Prohibit	0) 0	0 _	Q	0	0	0	0
NIEN	setting	(FIOHIDIC RMW)	KI7Input	KI6Input	KI5Input	KI4Input	KI3Input	KI2Input	KI1Input	KI0Input
	register		0: Disable	0: Disable	0: Disable	0: Disable	0: Disable	0: Disable	0: Disable	0: Disable
			1: Enable	1: Enable	1: Enable	1: Enable	1: Enable	1: Enable	1: Enable	1: Enable
		$\left \left \right\rangle \right $	KI7EDGE	KI6DGE	KI5EDGE)	KI4EDGE	KI3EDGE	KI2EDGE	KI1EDGE	KI0EDGE
		400411				/ V	V			
KICR	KEY input	13A1H (Brobibit	0	0	0	0	0	0	0	0
RICK	register	Control (Prohibit register RMW)	KI7 edge	KI6 edge	KI5 edge	KI4 edge	KI3 edge	KI2 edge	KI1 edge	KI0 edge
			0: Rising	0: Rising	0: Rising	0: Rising	0: Rising	0: Rising	0: Rising	0: Rising
		7	1: Falling	1: Falling	1: Falling	1: Falling	1: Falling	1: Falling	1: Falling	1: Falling

(15) Program patch function (1/4)

	0	1	nction (1/- 7	6	5	4	2	2	1	0	
Symbol	Name	Address	-			-	3		1	0	
	Address	1400H	ROMC07	ROMC06	ROMC05	ROMC04	ROMC03	ROMC02			
ROMCMP00	compare	(Prohibit	0	0	V 0	-	0	0			
	register 00	RMW)	0	0	0 et ROM add		0 6 bit)	0			
			ROMC15	ROMC14	ROMC13	ROMC12	ROMC11	ROMC10	ROMC09	ROMC08	
	Address	1401H	KUIVIC 15	RUNC14	RUNCIS		W ROMOTT	RONCIO	RUNCUS	KUIVICUo	
ROMCMP01	compare	(Prohibit	0	0	0	0	0	0	0	0	
	register 01	RMW)	•	Ŭ	-		ress (Middle			Ŭ	
			ROMC23	ROMC22	ROMC21	ROMC20	ROMC19	/	ROMC17	ROMC16	
	Address	1402H					w ((
ROMCMP02	compare	(Prohibit	0	0	0	0	0		0	0	
	register 02	RMW)			Taro	et ROM add	Iress (Upper	8 bit)			
			ROMS07	ROMS06	ROMS05	ROMS04	ROMS03	ROMS02	ROMS01	ROMS00	
	Address	1404H				0	A		\frown		
ROMSUB0LL	substitution	(Prohibit RMW)	0	0	0	0 / (0	0		0	
	register 0LL					Patch code	Lower 8 bits	5)	\sim)/		
	Address	1405	ROMS15	ROMS14	ROMS13	ROMS12	ROMS11	ROMS10	ROMS09	ROMS08	
ROMSUB0LH	substitution	1405H (Prohibit					N C	> (O)			
RONSUBULH	register 0LH	(FIOHIDIC RMW)	0	0	0		0		()	0	
						Patch code	(Upper 8 bits		70		
	A ddraea	1406H	ROMS23	ROMS22	ROMS21	ROMS20	ROMS19	ROMS18	ROMS17	ROMS16	
ROMSUB0HL	Address	(Prohibit			$\langle \langle \rangle$	> 1	N (S))			
KUNSUBURL	substitution register 0HL	(FIOHIDIC RMW)	0	0		> 0	0		0	0	
					$\langle \rangle \rangle$	Patch code	(Lower 8 bits	3)			
	Address	1407H	ROMS31	ROMS30	ROMS29	ROMS28	ROMS27	ROMS26	ROMS25	ROMS24	
ROMSUB0HH	Address substitution		(Prohibit					N	.	i	i
	register 0HH	`	0	0	0	0	0	0	0	0	
	5						Upper 8 bits	/			
	Address	1408H	ROMC07	ROMC06	ROMC05	ROMC04	ROMC03	ROMC02			
ROMCMP10	compare	(Prohibit	((~	1	V					
	register 10	RMW)	0 ((0	0	0	0	0			
			RÓMC15	ROMC14	et ROM add ROMC13	ROMC12	ROMC11	ROMC10	ROMC09	ROMC08	
	Address	1409H	RONGIS	ROMC14	ROMC13		N ROMCTT	RUMCTU	ROMC09	RUNCU8	
ROMCMP11	compare	(Prohibit	0	0	07	0	0	0	0	0	
	register 11	(RMW)					ress (Middle	-	0	U	
			ROMC23	ROMC22		ROMC20	ROMC19	ROMC18	ROMC17	ROMC16	
	Address	140AH					W				
ROMCMP12	compare	(Prohibit	0	a	0	0	0	0	0	0	
	register 12	RMW)	~				Iress (Upper		, v	, v	
			ROMS07	/ROMS06	ROMS05	ROMS04	ROMS03	ROMS02	ROMS01	ROMS00	
	Address	140CH	~	(N				
ROMSUB1LL	substitution	(Prohibit	0	0	0	0	0	0	0	0	
$\langle \rangle$	register 1LL	RMW)		$\langle \rangle$		Patch code	(Lower 8 bits	s)			
	$\overline{)}$	44051	ROMS15	ROMS14	ROMS13	ROMS12	ROMS11	ROMS10	ROMS09	ROMS08	
	Address	140DH	$\mathcal{A}\mathcal{N}$	J		١	N				
ROMSUBILH		(Prohibit RMW)	Ø	0	0	0	0	0	0	0	
	register 1LH		\sim			Patch code	(Upper 8 bits	6)			
	A states as	140511	ROMS23	ROMS22	ROMS21	ROMS20	ROMS19	ROMS18	ROMS17	ROMS16	
DOMELIDAL	Address	140EH (Probibit					N				
ROMSUB1HL	substitution register 1HL	(Prohibit RMW)	0	0	0	0	0	0	0	0	
	IEGISIEI IAL					Patch code	Lower 8 bits	3)			
	Address		ROMS31	ROMS30	ROMS29	ROMS28	ROMS27	ROMS26	ROMS25	ROMS24	
ROMSUB1HH	Address substitution	140FH (Prohibit				١	N				
NOIVISUB1HH	register 1HH	(Prohibit RMW)	0	0	0	0	0	0	0	0	
	register IIII	1 (10100)				Patch code	(Upper 8 bits	s)			

Program patch function (2/4)

	-	h functio		<u>^</u>	F	A	2	0	A	0
Symbol	Name	Address	7	6	5	4	3	2	1	0
	Address	1410H	ROMC07	ROMC06	ROMC05	ROMC04	ROMC03	ROMC02		
ROMCMP20	compare	(Prohibit			V	i				
	register 20	RMW)	0	0	0 et ROM add		0 6 bit)	0	\vdash	
			ROMC15	ROMC14	ROMC13	ROMC12	ROMC11	ROMC10	DOMCOO	DOMCOR
	Address	1411H	RUNCIS	RUNC14	RUNCIS		N	RONCIO	ROMC09	ROMC08
ROMCMP21	compare	(Prohibit	0	0	0	0	0	0	0	0
	register 21	RMW)	0	0	-	-	ress (Middle			0
			ROMC23	ROMC22	ROMC21	ROMC20	ROMC19		ROMC17	ROMC16
	Address	1412H					W ((
ROMCMP22	compare	(Prohibit	0	0	0	0	0		0	0
	register 22	RMW)	-		Targ	et ROM add	Iress (Upper	8 bit)		
			ROMS07	ROMS06	ROMS05	ROMS04	ROMS03	ROMS02	ROMS01	ROMS00
DOMOUDOUL	Address	1414H					A		\frown	
ROMSUB2LL	substitution register 2LL	(Prohibit RMW)	0	0	0	0 / (0	0		0
						Patch code	(Lower 8 bits	5)	\sim);	
	Address	1415H	ROMS15	ROMS14	ROMS13	ROMS12	ROMS11	ROMS10	ROMS09	ROMS08
ROMSUB2LH	substitution	(Prohibit					N C	> (O)		
KOW30B2LH	register 2LH	RMW)	0	0	0	0	0	~ ~ ~	0	0
	109.000 22.1	,		-		Patch code	(Upper 8 bits		0	
	Address	1416H	ROMS23	ROMS22	ROMS21	ROMS20	ROMS19	ROMS18	ROMS17	ROMS16
ROMSUB2HL	substitution	(Prohibit		i			N V	\leq	i	
ROMOODENE	substitution (register 2HL		0	0	0	0	0	0	0	0
	0						(Lower 8 bits	17.7	1	
	Address	1417H	ROMS31	ROMS30	ROMS29	ROMS28	ROMS27	ROMS26	ROMS25	ROMS24
ROMSUB2HH		(Prohibit					N	i _	i _	
	register 2HH		0	0	0	0	0	0	0	0
			DOM 007	DOMOOC			Upper 8 bits	ROMC02	<u> </u>	<hr/>
	Address	1418H	ROMC07	ROMC06	ROMC05	ROMC04	ROMC03	RUMC02		
ROMCMP30	compare	(Prohibit	o (($\overline{0}$	0	0	0	0		
	register 30	RMW)		1-1	et ROM add		-	0		/
			ROMC15	ROMC14	ROMC13	ROMC12	ROMC11	ROMC10	ROMC09	ROMC08
	Address	1419H					N	Romoro	Romooo	Romooo
ROMCMP31	compare	(Prohibit	0	0	$\left(0\right) $	0	0	0	0	0
	register 31	ŔMW)	5	\sim	Targ	et ROM add	ress (Middle	8 bit)		
			ROMC23	ROMC22		ROMC20	ROMC19	ROMC18	ROMC17	ROMC16
DOMONIDAS	Address	141AH (Drohihit				١.	N			
ROMCMP32	compare register 32	(Prohibit RMW)	0	0	0	0	0	0	0	0
	register 32				_ Targ	et ROM add	lress (Upper	8 bit)		
	A claim = -	1,401	ROMS07	ROMS06	ROMS05	ROMS04	ROMS03	ROMS02	ROMS01	ROMS00
ROMSUB3LL	Address substitution	141CH (Prohibit				١	N	·	. <u> </u>	
	register 3LL	RMW)	0	0	0	0	0	0	0	0
	. ogiator OLL	//	6	\searrow		Patch code	(Lower 8 bits			
	Address	141DH	ROMS15	ROMS14	ROMS13	ROMS12	ROMS11	ROMS10	ROMS09	ROMS08
ROMSUB3LH	substitution	(Prohibit	\mathcal{A}	ノ	t	١	N	i	t	
	register 3LH	RMW)	0	0	0	0	0	0	0	0
		,	\sim			Patch code	(Upper 8 bits	3)		
	Address	141EH	ROMS23	ROMS22	ROMS21	ROMS20	ROMS19	ROMS18	ROMS17	ROMS16
ROMSUB3HL	substitution	(Prohibit			1		N	1	1	
	register 3HL	RMW)	0	0	0	0	0	0	0	0
	- <u>-</u>	,					(Lower 8 bits		1	
	Address	141FH	ROMS31	ROMS30	ROMS29	ROMS28	ROMS27	ROMS26	ROMS25	ROMS24
ROMSUB3HH	substitution	(Prohibit					N			[
	register 3HH	RMW)	0	0	0	0	0	0	0	0
						Patch code	(Upper 8 bits	5)		

Program patch function (3/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
Symbol	Indiffe	Audiess	ROMC07	ROMC06	ROMC05	ROMC04	ROMC03	ROMC02	_	\sim
	Address	1420H	RUIVICU/	RUIVICUO	KUIVICUS V		RUNCUS	RUNCUZ		
ROMCMP40	compare	(Prohibit	0	0	0	0	0	0		/
	register 40	RMW)	0	-	et ROM add		-	0		/
			ROMC15	ROMC14	ROMC13	ROMC12	ROMC11	ROMC10	ROMC09	ROMC08
	Address	1421H	RUIVIC 15	RUIVIC14	RUNCIS		N	RUNCIU	RUNCU9	RUIVICU6
ROMCMP41	compare	(Prohibit	0	0	0				0	0
	register 41	RMW)	0	0	0	0 at DOM add	0		0	0
			DOMODO	DOMODO			ress (Middle		DOMO47	DOMONO
	Address	1422H	ROMC23	ROMC22	ROMC21	ROMC20	ROMC19	ROMC18	ROMC17	ROMC16
ROMCMP42	compare	(Prohibit			_					_
	register 42	`RMW)	0	0	0	0	0	Ø	0	0
					-		lress (Upper			
	Address	1424H	ROMS07	ROMS06	ROMS05	ROMS04	ROMS03	ROMS02	ROMS01	ROMS00
ROMSUB4LL	substitution	(Prohibit				()	\checkmark		\sim	
	register 4LL	`RMW)	0	0	0	0	0	0		0
	5						(Lower 8 bits		\sqrt{y}	
	Address	1425H	ROMS15	ROMS14	ROMS13	ROMS12	ROMS11	ROMS10	ROMS09	ROMS08
ROMSUB4LH	substitution	(Prohibit			1		Ŵ	$(\bigcirc$		
	register 4LH	RMW)	0	0	0		0	0	(0)	0
	regiotor in				((Patch code	(Upper 8 bits		10/	
		4 4 9 9 1 1	ROMS23	ROMS22	ROMS21	ROMS20	ROMS19	ROMS18	ROMS17	ROMS16
	Address	1426H (Drobibit			$\mathcal{A}($	\rightarrow 1	w ()	$\langle \rangle \rangle$		
ROMSUB4HL	substitution		0	0	0	0	0	0	0	0
	register 4HL				$\left(\right)$	Patch code	(Lower 8 bits	\sim		
			ROMS31	ROMS30	ROMS29	ROMS28	ROMS27	ROMS26	ROMS25	ROMS24
		Address 1427H - bstitution (Prohibit - ister 4HH RMW) -		7(M			
ROMSUB4HH			0	0	0 O	6	0	0	0	0
	register 4HH			()		Patch code	(Upper 8 bits	.)		
			ROMC07	ROMC06	ROMC05	ROMC04	ROMC03	ROMC02		
	Address	1428H		7	V	V	$\overline{}$		\sim	
ROMCMP50	compare	(Prohibit RMW)	0 ((0	0	0	0	0	\sim	
	register 50	,		Targ	et ROM add	ress (Lower	6 bit)			
			ROMC15	ROMC14		ROMC12	ROMC11	ROMC10	ROMC09	ROMC08
	Address	1429H	$-((//\hat{\varsigma}))$	\		11	N			
ROMCMP51	compare	(Prohibit RMW)		0	(0)	0	0	0	0	0
	register 51			\wedge	Tard	et ROM add	ress (Middle	8 bit)		
			ROMC23	ROMC22	ROMC21				ROMC17	DOMON
	Address		NUMUZS					RUNCIO		ROMC16
		142AH	KOIVIC23				W	KOIVIC 10	Romon	ROMC16
ROMCMP52	compare	(Prohibit				١	N		1	
ROMCMP52			0		0	0	N 0	0	0	0 ROMC16
ROMCMP52	compare	(Prohibit RMW)	0	0	0 Targ	۱ 0 et ROM add	W 0 Iress (Upper	0 8 bit)	0	0
ROMCMP52	compare	(Prohibit RMW) 142CH			0	0 et ROM add ROMS04	N 0 Iress (Upper ROMS03	0	1	
ROMCMP52 ROMSUB5LL	compare register 52	(Prohibit RMW) 142CH (Prohibit	0 ROMS07	0 ROMS06	0 Targ ROMS05	0 et ROM add ROMS04	N 0 Iress (Upper ROMS03 N	0 8 bit) ROMS02	0 ROMS01	0 ROMS00
	compare register 52 Address	(Prohibit RMW) 142CH	0	0	0 Targ ROMS05 0	0 et ROM add ROMS04 0	N 0 Iress (Upper ROMS03 N 0	0 8 bit) ROMS02 0	0	0
	compare register 52 Address substitution	(Prohibit RMW) 142CH (Prohibit	0 ROMS07 0	0 ROMS06 0	0 Targ ROMS05 0	0 et ROM add ROMS04 0 Patch code	N Iress (Upper ROMS03 N 0 (Lower 8 bits	0 8 bit) ROMS02 0	0 ROMS01 0	0 ROMS00 0
	compare register 52 Address substitution	(Prohibit RMW) 142CH (Prohibit	0 ROMS07	0 ROMS06	0 Targ ROMS05 0	0 et ROM add ROMS04 0 Patch code (ROMS12	N Iress (Upper ROMS03 N 0 (Lower 8 bits ROMS11	0 8 bit) ROMS02 0	0 ROMS01	0 ROMS00
	compare register 52 Address substitution register 5LL	(Prohibit RMW) 142CH (Prohibit RMW) 142DH (Prohibit	0 ROMS07 0 ROM\$15	0 ROMS06 0 ROMS14	0 Targ ROMS05 0 ROMS13	0 et ROM add ROMS04 0 Patch code (ROMS12	N Iress (Upper ROMS03 W 0 (Lower 8 bits ROMS11 N	0 8 bit) ROMS02 0 ;) ROMS10	0 ROMS01 0 ROMS09	0 ROMS00 0 ROMS08
ROMSUB5LL	compare register 52 Address substitution register 5LL Address	(Prohibit RMW) 142CH (Prohibit RMW) 142DH	0 ROMS07 0	0 ROMS06 0	0 Targ ROMS05 0 ROMS13 0	0 et ROM add ROMS04 0 Patch code 0 ROMS12	N Iress (Upper ROMS03 N 0 (Lower 8 bits ROMS11 N 0	0 8 bit) ROMS02 0 ;) ROMS10 0	0 ROMS01 0	0 ROMS00 0
ROMSUB5LL	compare register 52 Address substitution register 5LL Address substitution	(Prohibit RMW) 142CH (Prohibit RMW) 142DH (Prohibit	0 ROMS07 0 ROM\$15 0	0 ROMS06 0 ROMS14 0	0 Targ ROMS05 0 ROMS13 0	0 et ROM add ROMS04 0 Patch code 0 ROMS12 0 Patch code 0	N Iress (Upper ROMS03 N 0 (Lower 8 bits ROMS11 N 0 (Upper 8 bits	0 8 bit) ROMS02 0 ;) ROMS10 0 ;)	0 ROMS01 0 ROMS09 0	0 ROMS00 0 ROMS08 0
ROMSUB5LL	compare register 52 Address substitution register 5LL Address substitution	(Prohibit RMW) 142CH (Prohibit RMW) 142DH (Prohibit RMW)	0 ROMS07 0 ROM\$15	0 ROMS06 0 ROMS14	0 Targ ROMS05 0 ROMS13 0	0 et ROM add ROMS04 0 Patch code 0 ROMS12 0 Patch code 0 ROMS20	N 0 Iress (Upper ROMS03 N 0 (Lower 8 bits ROMS11 N 0 (Upper 8 bits ROMS19	0 8 bit) ROMS02 0 ;) ROMS10 0	0 ROMS01 0 ROMS09	0 ROMS00 0 ROMS08
ROMSUB5LL	compare register 52 Address substitution register 5LL Address substitution register 5LH	(Prohibit RMW) 142CH (Prohibit RMW) 142DH (Prohibit RMW) 142EH (Prohibit	0 ROMS07 0 ROMS15 0 ROMS23	0 ROMS06 0 ROMS14 0 ROMS22	0 Targ ROMS05 0 ROMS13 0 ROMS21	0 et ROM add ROMS04 0 Patch code 0 ROMS12 0 Patch code 0 ROMS20	N 0 Iress (Upper ROMS03 N 0 (Lower 8 bits ROMS11 N 0 (Upper 8 bits ROMS19	0 8 bit) ROMS02 0 ;) ROMS10 0 ;) ROMS18	0 ROMS01 0 ROMS09 0 ROMS17	0 ROMS00 0 ROMS08 0 ROMS16
ROMSUB5LL ROMSUB5LH	compare register 52 Address substitution register 5LL Address substitution register 5LH Address	(Prohibit RMW) 142CH (Prohibit RMW) 142DH (Prohibit RMW) 142EH	0 ROMS07 0 ROM\$15 0	0 ROMS06 0 ROMS14 0	0 Targ ROMS05 0 ROMS13 0 ROMS21	0 et ROM add ROMS04 0 Patch code 0 ROMS12 0 Patch code 0 ROMS20	N 0 Iress (Upper ROMS03 N 0 (Lower 8 bits ROMS11 N 0 (Upper 8 bits ROMS19 N 0	0 8 bit) ROMS02 0 ;) ROMS10 0 ;) ROMS18	0 ROMS01 0 ROMS09 0	0 ROMS00 0 ROMS08 0
ROMSUB5LL ROMSUB5LH	compare register 52 Address substitution register 5LL Address substitution register 5LH Address substitution	(Prohibit RMW) 142CH (Prohibit RMW) 142DH (Prohibit RMW) 142EH (Prohibit	0 ROMS07 0 ROMS15 0 ROMS23 0	0 ROMS06 0 ROMS14 0 ROMS22 0	0 Targ ROMS05 0 ROMS13 0 ROMS21 0	0 et ROM add ROMS04 0 Patch code (ROMS12 0 Patch code (ROMS20 0 0 Patch code (W 0 Iress (Upper ROMS03 W 0 (Lower 8 bits ROMS11 W 0 (Upper 8 bits ROMS19 W 0 (Lower 8 bits	0 8 bit) ROMS02 0 ;) ROMS10 ;) ROMS18 0 ;)	0 ROMS01 0 ROMS09 0 ROMS17 0	0 ROMS00 0 ROMS08 0 ROMS16
ROMSUB5LL ROMSUB5LH	compare register 52 Address substitution register 5LL Address substitution register 5LH Address substitution register 5HL	(Prohibit RMW) 142CH (Prohibit RMW) 142DH (Prohibit RMW) 142EH (Prohibit RMW)	0 ROMS07 0 ROMS15 0 ROMS23	0 ROMS06 0 ROMS14 0 ROMS22	0 Targ ROMS05 0 ROMS13 0 ROMS21	0 et ROM add ROMS04 0 Patch code 0 ROMS12 0 Patch code 0 ROMS20 0 Patch code 0 ROMS28	N Iress (Upper ROMS03 N (Lower 8 bits ROMS11 N 0 (Upper 8 bits ROMS19 N 0 (Lower 8 bits ROMS27	0 8 bit) ROMS02 0 ;) ROMS10 0 ;) ROMS18	0 ROMS01 0 ROMS09 0 ROMS17	0 ROMS00 0 ROMS08 0 ROMS16
ROMSUB5LL ROMSUB5LH ROMSUB5HL	compare register 52 Address substitution register 5LL Address substitution register 5LH Address substitution register 5HL	(Prohibit RMW) 142CH (Prohibit RMW) 142DH (Prohibit RMW) 142EH (Prohibit RMW)	0 ROMS07 0 ROMS15 0 ROMS23 0 ROMS31	0 ROMS06 0 ROMS14 0 ROMS22 0 ROMS30	0 Targ ROMS05 0 ROMS13 0 ROMS21 0 ROMS29	0 et ROM add ROMS04 0 Patch code ROMS12 0 Patch code 0 Patch code 0 Patch code 0 Patch code	N Iress (Upper ROMS03 N 0 (Lower 8 bits ROMS11 N 0 (Upper 8 bits ROMS19 N 0 (Lower 8 bits ROMS27 N	0 8 bit) ROMS02 0 3) ROMS10 0 3) ROMS18 0 3) ROMS26	0 ROMS01 0 ROMS09 0 ROMS17 0 ROMS25	0 ROMS00 0 ROMS08 0 ROMS16 0 ROMS24
ROMSUB5LL ROMSUB5LH	compare register 52 Address substitution register 5LL Address substitution register 5LH Address substitution register 5HL	(Prohibit RMW) 142CH (Prohibit RMW) 142DH (Prohibit RMW) 142EH (Prohibit RMW)	0 ROMS07 0 ROMS15 0 ROMS23 0	0 ROMS06 0 ROMS14 0 ROMS22 0	0 Targ ROMS05 0 ROMS13 0 ROMS21 0 ROMS29 0	0 et ROM add ROMS04 0 Patch code (ROMS12 0 Patch code (ROMS20 0 Patch code (ROMS28 0	N Iress (Upper ROMS03 N (Lower 8 bits ROMS11 N 0 (Upper 8 bits ROMS19 N 0 (Lower 8 bits ROMS27	0 8 bit) ROMS02 0 3) ROMS10 0 3) ROMS18 0 3) ROMS26	0 ROMS01 0 ROMS09 0 ROMS17 0	0 ROMS00 0 ROMS08 0 ROMS16

Program patch function (4/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
-	A status s s	4.4001.1	ROMC07	ROMC06	ROMC05	ROMC04	ROMC03	ROMC02		//
ROMCMP60	Address compare	1430H (Prohibit			V	V				
	register 60	RMW)	0	0	0	0	0	0	/	/
	regiotor oo			Targ	et ROM add	ress (Lower	6 bit)			
	Address	1431H	ROMC15	ROMC14	ROMC13	ROMC12	ROMC11	ROMC10	ROMC09	ROMC08
ROMCMP61	compare	(Prohibit		r	i	i	W		i	r
	register 61	`RMW)	0	0	0	0	0	0	0	0
			DOMOSS	DOMOSS	ž		ress (Middle		DOMONT	DOMONO
	Address	1432H	ROMC23	ROMC22	ROMC21	ROMC20	ROMC19	ROMC18	ROMC17	ROMC16
ROMCMP62	compare	(Prohibit	0	0	0	0	W	\square	0	0
	register 62	RMW)	0	0	-	-			0	0
			ROMS07	ROMS06	ROMS05	ROM add	Iress (Upper ROMS03	ROMS02	ROMS01	ROMS00
	Address	1434H	RUNSU/	RUN506	RUN505		W W	RONS02	ROMSUT	ROM500
ROMSUB6LL	substitution	(Prohibit	0	0	0	0	0	0	0	0
	register 6LL	RMW)	0	0			Lower 8 bits	/		0
			ROMS15	ROMS14	ROMS13	ROMS12	ROMS11	ROMS10	ROMS09	ROMS08
	Address	1435H				$+7/7/\xi$	Ŵ ^			
ROMSUB6LH	substitution	(Prohibit RMW)	0	0	0		0		()	0
	register 6LH			-		Patch code	(Upper 8 bits		107	-
			ROMS23	ROMS22	ROMS21	ROMS20	ROMS19	ROMS18	ROMS17	ROMS16
	Address	1436H			30		w	\mathcal{T}		
ROMSUB6HL	substitution		0	0	0	0	0	0	0	0
	register 6HL		-		$\overline{1}$	Patch code	(Lower 8 bits			
			ROMS31	ROMS30	ROMS29	ROMS28	ROMS27	ROMS26	ROMS25	ROMS24
	Address	tion (Prohibit		$\sim \zeta \ell$			Ŵ			
ROMSUB6HH	substitution register 6HH		0	0	0	0	0	0	0	0
						Patch code	(Upper 8 bits	3)		~
	Address	1438H	ROMC07	ROMC06	ROMC05	ROMC04	ROMC03	ROMC02		
ROMCMP70	compare	(Prohibit	((~		V	<u> </u>	i _		
	register 70	RMW)	0 ((0	0	0	0	0		
			DOMONT		et ROM add	ROMC12	,	DOMON	DOMODO	DOMOOD
	Address	1439H	ROMC15	ROMC14	ROMC13		ROMC11 W	ROMC10	ROMC09	ROMC08
ROMCMP71	compare	(Prohibit	0	0	07/	0	0	0	0	0
	register 71	ŘMW)		\sim		\ <u>-</u>	lress (Middle	÷	0	U
			ROMC23	ROMC22			ROMC19		ROMC17	ROMC16
	Address	143AH			27		W			
ROMCMP72	compare	(Prohibit RMW)	V 0	0	0	0	0	0	0	0
	register 72		-		Targ	et ROM add	Iress (Upper	8 bit)	-	-
		$\sum D$	ROMS07	/ROMS06	ŘOMS05	ROMS04	ROMS03	ROMS02	ROMS01	ROMS00
DOMOUSE	Address	143CH	~	1			W			
ROMSUB7LL	substitution	(Prohibit RMW)	0	0	0	0	0	0	0	0
	register 7LL	0	6			Patch code	(Lower 8 bits	3)		
	Address	1405	ROMS15	ROMS14	ROMS13	ROMS12	ROMS11	ROMS10	ROMS09	ROMS08
ROMSUB7LH	substitution	143DH (Prohibit	\sim	J			W			
RUNSUBILI	register 7LH	RMW)	0	0	0	0	0	0	0	0
			\sim			Patch code	(Upper 8 bits	,		
	Address	143EH	ROMS23	ROMS22	ROMS21	ROMS20	ROMS19	ROMS18	ROMS17	ROMS16
ROMSUB7HL	substitution	(Prohibit				١	W			
1.OWOOD/TIL	register 7HL	RMW)	0	0	0	0	0	0	0	0
	- 3.3.0. THE				1		(Lower 8 bits		1	
	Address	143FH	ROMS31	ROMS30	ROMS29	ROMS28	ROMS27	ROMS26	ROMS25	ROMS24
ROMSUB7HH	substitution	(Prohibit					W	1		
	register 7HH	RMW)	0	0	0	0	0	0	0	0
						Patch code	(Upper 8 bits	5)		

6. Port Section Equivalent Circuit Diagram

Reading the circuit diagram


Basically, the gate symbols written are the same as those used for the standard CMOS logic IC [74HCXX] series.

The dedicated signal is described below.


STOP: This signal becomes active "1" when the halt mode setting register is set to the STOP mode and the CPU executes the HALT instruction. When the drive enable bit <DRVE> is set to "1", however, STOP remains at "0".

The input protection resistance ranges from several tens of ohms to several hundreds of ohms.


P0 (D0 to D7), P1 (D8 to D15), P4 (A0 to A7), P5 (A8 to A15), P6 (A16 to A23)




■ P74 (INT0), PC1 to PC3 (INT1 to INT3)




■ PC0 (TA0IN)



 PD4 (TB10UT1,SCLK2, CTS2), PF1 (RXD0), PF2 (SCLK0, CTS0, CLK), PF4 (RXD1, HSSI), PF5 (SCLK1, CTS1, HSCLK), PN0 (SCK0), PN3 (SCK1)



■ PG (AN0 to AN7), PL (AN8 to AN11)



■ NMI

NMI ← - Input \mathcal{I} AM0 to AM1 Input data < Vcc $\sum_{i=1}^{n}$ Ē

7. Notes and Restrictions

- (1) Notation
 - a. The notation for built-in/ I/O registers is as follows: Register symbol <Bit symbol> (e.g., TA01RUN <TA0RUN> denotes bit TA0RUN of register TA01RUN).
 - b. Read-modify-write instructions

An instruction in which the CPU reads data from memory and writes the data to the same memory location in one instruction.

U			
Example 1:	SET	3, (TA01R	UN) Set bit 3 of TA01RUN.
Example 2:	INC	1, (100H).	Increment the data at 100H.
• Examples	s of read-modify	-write inst	ructions on the TLCS-900:
Exchange in	nstruction		$\langle () \rangle$
EX	(mem), R		
Arithmetic	operations		
ADD	(mem), R/#	ADC	(mem), R/#
SUB	(mem), R/#	SBC	(mem), R/#
INC	#3, (mem)	DEC	#3, (mem)
Logic opera	tions		\searrow $(7/5)^-$
AND	(mem), R/#	OR	(mem), R/#
XOR	(mem), R/#		
	((
Bit manipu	lation operation	is	\sim
STCF	#3/A, (mem)	RES	#3, (mem)
SET	#3, (mem)	CHG	#3, (mem)
TSET	#3, (mem)	G	
		$\langle \langle \langle \rangle \rangle$	()
	shift operations		
RLC	(mem)	RRC	(mem)
(RL	(mem)	RR	(mem)
SLA	(mem)	SRA	(mem)
SLL	(mem)	SRL	(mem)
RLD	(mem)	RRD	(mem)
$ \rightarrow $	$(\land (\bigcirc))$		

c. fc, fs, fFPH, fSYS and one state

The clock frequency input on X1 and 2 is referred to as fOSCH. The clock selected by PLLCR0<FCSEL> is referred to as fc.

The clock selected by SYSCR1<SYSCK> is referred to as fFPH. The clock frequency give by fFPH divided by 2 is referred to as fSYS.

One cycle of fSYS is referred to as one state.

- (2) Points to note
 - a. AM0 and AM1 pins

These pins are connected to the $V_{\rm CC}$ or the $V_{\rm SS}$ pin. Do not alter the level when the pin is active.

b. Reserved address areas

The 16-byte area from FFFFF0H to FFFFFFH is reserved as internal area and cannot be used. When using Toshiba's Flash programming service, prepare your ROM data (Hex file) by leaving these 16 bytes blank or setting them all to "FF" and register it with our ROM data entry system.

Moreover, when using an emulator, since it is used for control of an emulator, 64K bytes with arbitrary 16M byte area of use cannot be performed.

c. HALT mode (IDLE1)

When the HALT instruction is executed in IDLE1 mode (in which only the oscillator operates), the internal Special timer for CLOCK operate. When necessary, stop the circuit by setting RTCCR<RTCRUN> to "0", before the HALT instructions is executed.

d. Warm-up timer

The warm-up timer operates when STOP mode is released, even if the system is using an external oscillator. As a result, a time equivalent to the warm-up time elapses between input of the release request and output of the system clock.

e. Watchdog timer

The watchdog timer starts operation immediately after a reset is released. Disable the watchdog timer when is not to be used.

f. AD converter

The string resistor between the VREFH and VREFL pins can be cut by program so as to reduce power consumption. When STOP mode is used, disable the resistor using the program before the HALT instruction is executed.

g. CPU (Micro DMA)

Only the "LDC er, r" and "LDC r, cr" instructions can be used to access the control registers in the CPU (e.g., the transfer source address register (DMASn).).

h. Undefined SFR

The value of an undefined bit in an SFR is undefined when read.

i. POP SR instruction

Please execute the POP SR instruction during DI condition.


Interrupt

When you use interruption, be sure to set "1" as the bit 7 of a SIMC register.

8. Package Dimensions


Package Name: LQFP100-P-1414-0.50F

Unit: mm



Package Name: QFP100-P-1420-0.65A

Unit: mm



RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before creating and producing designs and using, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application that Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- Product is intended for use in general electronics applications (e.g., computers, personal equipment, office equipment, measuring equipment, industrial robots and home electronics appliances) or for specific applications as expressly stated in this document. Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact ("Unintended Use"). Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for Unintended Use unless specifically permitted in this document.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
 applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.

