TOSHIBA



Semiconductor Company

Revision History

Date	Revision	
2007/8/7	1	First Release
2008/8/29	2	Contents Revised
	C	
	(7/5)	
		$\sim (7/5)$
$\langle (\bigcirc) \rangle$		\geq
	$\langle \chi (O) \rangle$	~
\searrow	\searrow	

Caution in Setting the UART Noise Rejection Time

When UART is used, settings of RXDNC are limited depending on the transfer clock specified by BRG. The combination "O" is available but please do not select the combination "–".

 \square

The transfer clock generated by timer/counter interrupt is calculated by the following equation :

Transfer clock [Hz] = Timer/counter source clock [Hz] ÷ TTREG set value

			\langle	$\langle (\vee \rangle \rangle)$					
		RXDNC setting							
BRG setting	G setting Transfer clock [Hz]		01 (Reject pulses shorter than 31/fc[s] as noise)	10 (Reject pulses shorter than 63/fc[s] as noise)	11 (Reject pulses shorter than 127/fc[s] as noise)				
000	fc/13	0	0	0	<u> </u>				
110	fc/8	0	(7/s)	- 6	- \				
(When the transfer clock gen- erated by timer/counter inter-	fc/16	0	Q		$\langle \rangle \rangle$ -				
rupt is the same as the right side column)	fc/32	0	0	0	<u> </u>				
The setting except the above		0			0				

CMOS 8-Bit Microcontroller TMP86FS27FG

The TMP86FS27 is a high-speed, high-performance 8-bit microcomputer built around the TLCS-870/C Series core with built-in 60-Kbyte flash memory and it is pin compatible with its mask ROM version, the TMP86CM27/P27. Writing programs in the built-in flash memory enables this microcomputer to perform the same operations as the TMP86CM27/P27. The built-in flash memory can be rewritten on board (without removing it from the PCB) by a built-in boot program.

 $(\Box \land \land$

			(//)
Product No.	Flash Memory	RAM	Package
TMP86FS27FG	60 Kbytes	1 Kbytes	P-QFP80-1420-0.80M

Feautures

- 8-bit single chip microcomputer TLCS-870/C series
- Instruction execution time: 0.25 µs (at 16 MHz)
 122 µs (at 32.768 kHz)
- 132 types and 731 basic instructions
- 20 interrupt sources (External: 7, Internal: 13)
- Input/output ports (55 pins)
 - Large current output: 8pins (Typ.20mA), LED direct drive
- Watchdog timer
- Time base timer
- 10-bit timer counter: 1ch (2 output pins)
 - 2 ports output PPG (Programmed Pulse Generator)
 - 50% duty output mode
 - Variable duty output mode


070122EBP

- The information contained herein is subject to change without notice. 021023 D
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
- In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023_A
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023 B
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106_Q
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties. 070122_C
- The products described in this document are subject to foreign exchange and foreign trade control laws. 060925_E
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions. 030619_s


- External triggered start and stop
- Emargency stop pin
- Real time counter
- 8-bit timer counter: 2 ch
 - Timer, PWM, PPG, PDO, Event counter modes
- 10-bit successive approximation type AD converter
 - Analog input: 8 ch
- Key-on wakeup: 4 ch
- Serial interface
 - 8-bit SIO: 1 ch
 - 8-bit UART: 1 ch
- Dual clock operation
 - Built-in voltage booster for LCD drier with displaymemory
 - LCD direct drive capability (MAX. 8 seg.× 4 com.)
 - 1/4, 1/3, 1/2 duties or static drive are programmably selectable
- Dual clock operation
 - Single/dual-clock mode
- Nine power saving operating modes
 - STOP mode: Oscillation stops. Battery/capacitor backup. Port output hold/high-impedance.
 - SLOW 1, 2 mode: Low power consumption operation using low-frequency clock (32.768 kHz)
 - IDLE 0 mode: CPU stops, and peripherals operate using high-frequency clock of timebase-timer. Release by INTTBT interrupt.
 - IDLE 1 mode: CPU stops, and peripherals operate using high-frequency clock. Release by interrupts.
 - IDLE 2 mode: CPU stops, and peripherals operate using high and low frequency clock. Release by interrupts.
 - SLEEP 0 mode: CPU stops, and peripherals operate using low-frequency clock of timebase-timer. Release by INTTBT interrupt.
 - SLEEP 1 mode: CPU stops, and peripherals operate using low-frequency clock. Release by interrupts.
 - SLEEP 2 mode: CPU stops, and peripherals operate using high and low frequency clock. Release by interrupts.
- Wide operating voltage: 4.5 to 5.5 V at 16 MHz/32.768 kHz 2.7 to 5.5 V at 8 MHz/32.768 kHz
 - Note: The operating voltage, the operating temperature and the operating current are different between TMP86FS27 and TMP86CM27/P27.

About details, please refer to electrical characteristics of each products.

Pin Assignments (Top view)



Block Diagram



Pin Function

The TMP86FS27 has MCU mode and serial PROM mode.

(1) MCU mode

In the MCU mode, the TMP86FS27 is a pin compatible with the TMP86CM27/P27 (Make sure to fix the TEST pin to low level).

(2) Serial PROM mode

The serial PROM mode is set by fixing TEST pin, P00 and P01 at "high" respectively when $\overline{\text{RESET}}$ pin is fixed "low".

After release of reset, the built-in BOOT ROM program is activated and the built-in flash memory is rewritten by serial I/F (UART).

Pin Name (Serial PROM mode)	Input/ Output	Functions Pin Nations					
BOOT1/RXD	Input/Input	Fix "High" during reset. This pin is used as RXD pin after releasing reset.					
BOOT2/TXD	Input/Output	Fix "High" during reset. This pin is used as TXD pin after releasing reset.					
TEST	Input	Fix to "High"					
RESET	I/O	Reset signal input or an internal error reset output.					
VDD, AVDD		5 V					
VSS	Power supply	0 V (7)					
VAREF		Leave open or apply reference voltage.					
P07 to P02, P17 to P10, P22 to P20, P37 to P30, P43 to P40, P57 to P50, P67 to P60, P77 to P70	I/O	Open					
SEG7 to SEG0	Output	0 V output (Open)					
COM3 to COM0	Output	0 V output (Open)					
C0, C1, V1, V2, V3	LCD power supply	Not use					
XIN	Input	Self oscillation with resonator (2 MHz, 4 MHz, 8 MHz, 16 MHz)					
XOUT	Output						

Operation

This section describes the functions and basic operational blocks of TMP86FS27.

The TMP86FS27 has flash memory in place of the mask ROM which is included in the TMP86CM27/P27. The configuration and function are the same as the TMP86C847/H47.

1. Operating Mode

The TMP86FS27 has MCU mode and serial PROM mode.

1.1 MCU Mode


The MCU mode is set by fixing the TEST pin to the low level,

In the MCU mode, the operation is the same as the TMP86CM27/P27 (TEST pin cannot be used open because it has no built-in pull-down resistor).

1.1.1 Program memory

The TMP86FS27 has a 60-Kbyte built-in flash memory (addresses 1000H to FFFFH in the MCU mode).

When using TMP86FS27 for evaluation of TMP86CM27/P27, the program is written by the serial PROM mode.



Note: The area that is not in use should be set data to FFH.

TOSHIBA

1.1.2 Data Memory

TMP86FS27 has a built-in 1024-byte data memory (Static RAM).

1.1.3 Input/Output Circuitry

(1) Control pins

The control pins of the TMP86FS27 are the same as those of the TMP86CM27/P27.

(2) I/O ports

The I/O circuitries of TMP86FS27 I/O ports are the same as the those of TMP86CM27/P27.

2. Serial PROM Mode


2.1 Outline

The TMP86FS27 has a 2-Kbyte BOOT ROM for programming to flash memory. This BOOT ROM is a mask ROM that contains a program to write the flash memory on-board. The BOOT ROM is available in a serial PROM mode and it is controlled by TEST pin and RESET pin and P00 and P01 pin, and is communicated with UART. There are four operation modes in a serial PROM mode: flash memory writing mode, RAM loader mode, flash memory SUM output mode and product discrimination code output mode. Operating area of serial PROM mode differs from that of MCU mode. The operating area of serial PROM mode shows in Table 2.1.1.

Parameter	Symbol	Min	Max	Unit
Operating voltage	V _{DD}	4.5	5.5	Y
High frequency	fc	2,	4, 8, 16	MHz
Temperature	Topr	6	25 ± 5	°C
			$\langle \rangle \rangle$	(O)

2.2 Memory Mapping

The BOOT ROM is mapped in address F800H to FFFFH. The BOOT ROM can't be accessed in MCU mode. The Figure 2.2.1 shows a memory mapping.



2.3 Serial PROM Mode Setting

2.3.1 Serial PROM Mode Control Pins

To execute on-board programming, start the TMP86FS27 in serial PROM mode. Setting of a serial PROM mode is shown in Table 2.3.1.

g	((
Setting	
High	$\overline{\Box}$
High 🦯	(//
High	\sum
	High High

Table 2.3.1 Serial PROM Mode Setting

Note: BOOT1 is RXD pin and BOOT2 is TXD pin during a serial PROM mode.


2.3.2 Pin Function

In the serial PROM mode, TXD (P01) and RXD (P00) pins are used as a serial interface pin. Therefore, if the programming is executed on-board after mounting, these pins should be released from the other devices for communication in serial PROM mode.

Pin Name (Serial PROM mode)	Input/ Output	Functions (MCU mode)
BOOT1/RXD	Input/Input	Fix "High" during reset. This pin is used as P00 RXD pin after releasing reset.
BOOT2/TXD	Input/Output	Fix "High" during reset. This pin is used as P01
TEST	Input	Fix to "High".
RESET	I/O	Reset signal input or an internal error reset output.
VDD, AVDD	$(\subset \land$	5 V
VSS	Power supply	0 V
VAREF		Leave open or apply reference voltage.
P07 to P02, P17 to P10, P22 to P20, P37 to P30, P43 to P40, P57 to P50, P67 to P60, P77 to P70		Open
SEG7 to SEG0	Output	0 V output (Open)
COM3 to COM0	Output	0 V output (Open)
C0, C1, V1, V2, V3	LCD power supply	Not use
XIN	Input	Self-oscillation with resonator (2 MHz, 4 MHz, 8 MHz, 16 MHz)
XOUT	Output	

Note: When the device is used as on-board writing and other parts are already mounted in place, be careful not to affect these communication control pins.

To set a serial PROM mode, connect device pins as shown in Figure 2.3.1.



2.3.3 Activating Serial PROM Mode

The following is a procedure of setting of serial PROM mode. Figure 2.3.2 shows a serial PROM mode timing.

- (1) Turn on the power to the VDD pin.
- (2) Set the $\overline{\text{RESET}}$ to low level.
- (3) Set the TEST, BOOT1 and BOOT2 pin to high level.
- (4) Wait until the power supply and clock sufficiently stabilize.
- (5) Release the $\overline{\text{RESET}}$ (Set to high level).
- (6) Input a matching data (5AH) to BOOT1/RXD pin after waiting for setup sequence. For details of the setup timing, refer to 2.14 "UART Timing".




Figure 2.3.2 Serial PROM Mode Timing

2.4 Interface Specifications for UART

The following shows the UART communication format used in serial PROM mode.

Before on-board programming can be executed, the communication format on the external controller side must also be setup in the same way as for this product.

Note that although the default hand rate is 9 600 hps, it can be changed to othe

Note that although the default baud rate is 9,600 bps, it can be changed to other values as shown in Table 2.4.1. The Table 2.4.2 shows an operating frequency and baud rate in serial PROM mode. Except frequency which is not described in Table 2.4.2 can not use in serial PROM mode.

Baud rate (Default): 9,600 bps Data length: 8 bits Parity addition: None Stop bit length: 1 bit

Baud rate modification data	04H	05H	(07H/	0AH	18H 28H
Baud rate (bps)	76800	62500	38400	31250	19200 9600
			$\overline{}$		

Table 2.4.1 Baud Rate Modification Data

Table 2.4.2 Operating Frequency and Baud Rate in Serial PROM Mode

Reference Baud Rate (Baud)	768	300	625	500	384	100	312	250	192	200	96	00
Baud Rate Modification Data	04	ιH	05	ын	07	'n	04	Ч) 18	ЗH	28	ЗH
Reference Frequency (MHz)	(bps)	(%)	(bps)	(%)	(bps)	(%)	(bps)	(%)	(bps)	(%)	(bps)	(%)
2	-	-	\square		_		-	<u> </u>	-	-	9615	+0.16
4	_	_	(ϵ)	<\	_	-//	31250	0.00	19231	+0.16	9615	+0.16
8	_	_	62500	0.00	38462	+0.16	31250	0.00	19231	+0.16	9615	+0.16
16	76923	+0.16	62500	0.00	38462	+0.16	31250	0.00	19231	+0.16	9615	+0.16

Note: "Reference Frequency" shows the high-frequency area supported in serial PROM mode. Except the above frequency can not be supported in serial PROM mode.

2.5 Command

There are five commands in serial PROM mode. After reset release, the TMP86FS27 waits a matching data (5AH).

Table 2.5,1 Command in Serial PROM Mode

Command Data	Operation Mode	Remarks				
5AH	Setup	Matching data. Always start with this command after reset release.				
30H	Flash memory writing	Writing to area from 1000H to FFFFH is enable.				
60H	RAM loader	Writing to area from 0050H to 0430H is enable.				
90H	Flash memory SUM output	The checksum of entire flash memory area (from 1000H to FFFH) is output in order of the upper byte and the lower byte.				
СОН	Product discrimination code output	Product discrimination code, that is expressed by 13 bytes data, is output.				

2.6 Operation Mode

There are four operating modes in serial PROM mode: Flash memory writing mode, RAM loader mode, flash memory SUM output mode and product discrimination code output mode. For details about these modes, refer to (1) Flash memory writing mode through (4) Product discrimination code output mode.

(1) Flash memory writing mode

The data are written to the specified flash memory addresses. The controller should send the write data in the Intel Hex format (Binary). For details of writing data format, refer to 2.7 "Flash Memory Writing Data Format".

If no errors are encountered till the end record, the SUM of 60 Kbytes of flash memory is calculated and the result is returned to the controller.

To execute the flash memory writing mode, the TMP86FS27 checks the passwords except a blank product. If the passwords did not match, the program is not executed.

(2) RAM loader mode

The RAM loader transfers the data into the internal RAM that has been sent from the controller in Intel Hex format. When the transfer has terminated normally, the RAM loader calculates the SUM and sends the result to the controller before it starts executing the user program. After sending of SUM, the program jumps to the start address of RAM in which the first transferred data has been written. This RAM loader function provides the user's own way to control on-board programming.

To execute the RAM loader mode, the TMP86FS27 checks the passwords except a blank product. If the passwords did not match, the program is not executed.

(3) Flash memory SUM output mode

The SUM of 60 Kbytes of flash memory is calculated and the result is returned to the controller.

The BOOT ROM does not support the reading function of the flash memory. Instead, it has this SUM command to use. By reading the SUM, it is possible to manage Revisions of application programs.

(4) Product discrimination code output mode

The product discrimination code is output as a 13-byte data, that includes the start address and the end address of ROM. (In case of TMP86FS27, the start address is 1000H and the end address is FFFFH.) Therefore, the controller can recognize the device information by using this



2.6.1 Flash Memory Writing Mode (Operation command: 30H)

Table 2.6.1 shows flash memory writing mode process.

1	Number of	Transfer Data from		Transfer Data from
	Bytes	External Controller to	Baud Rate	TMP86FS2786FS27 to
	Transferred	TMP86FS27	Dada Hato	External Controller
	1st byte	Matching data (5AH)	9600 bps	- (Baud rate auto set)
	2nd byte	Matching data (3AT)	9600 bps	OK: Echo back data (5AH)
	2110 Dyte	_	9000 bps	Error: Nothing transmitted
	3rd byte	Baud rate modification data	9600 bps	
	ord byto	(See Table 2.4.1)		
	4th byte	_	9600 bps	OK: Echo back data
	illi byto			Error: A1H \times 3, A3H \times 3, 62H \times 3
				(Note 1)
	5th byte	Operation command data (30H)	Changed new baud rate	-
	6th byte	_	Changed new baud rate	OK: Echo back data (30H)
				Error: A1H \times 3, A3H \times 3, 63H \times 3
			(O/ \wedge^{\vee})	(Note 1)
	7th byte	Address 15 to 08 in which to	Changed new baud rate	
	8th byte	store Password count (Note 4)	Changed new baud rate	OK: Nothing transmitted
				Error: Nothing transmitted
	9th byte	Address 07 to 00 in which to	Changed new baud rate	
	10th byte	store Password count (Note 4)	Changed new baud rate	OK: Nothing transmitted
воот			v .	Error: Nothing transmitted
ROM	11th byte	Address 15 to 08 in which to	Changed new baud rate	
	12th byte	start Password comparison (Note 4)	Changed new baud rate	OK: Nothing transmitted
	10th buto	Address 07 to 00 in which to	Changed new baud rate	Error: Nothing transmitted
	13th byte 14th byte	start Password comparison	Changed new baud rate	OK: Nothing transmitted
	14th Dyte	(Note 4)	Changed new baud rate	Error: Nothing transmitted
	15th byte	Password string (Note 5)	Changed new baud rate	
			changed new badd rate	
	m'th byte		Changed new baud rate	OK: Nothing transmitted
	in all byte	$\left(\left(\begin{array}{c} \\ \\ \\ \end{array} \right) \right)$	Changed new badd rate	Error: Nothing transmitted
	m'th + 1 byte	Extended Intel format (binary)	Changed new baud rate	_
	:	(Note 2, 6)		
	n'th – 2 byte	((/))		
	n'th – 1 byte		Changed new baud rate	OK: SUM (High) (Note 3)
	. //		(/ 5)	Error: Nothing transmitted
	n'th byte		Changed new baud rate	OK: SUM (Low) (Note 3)
				Error: Nothing transmitted
	n'th + 1 byte	(Wait for the next operation)	Changed new baud rate	-
		(Command data)		

Note 1: " $xxH \times 3$ " denotes that operation stops after sending 3 bytes of xxH. For details, refer to 2.8 "Error Code".

Note 2: Refer to 2.10 "Intel Hex Format (Binary)".

Note 3: Refer to 2.9 "Checksum (SUM)".

Note 4: Refer to 2.11 "Passwords".

Note 6: The time between data records needs over 1 ms.

Note 5: If all data of vector area are "00H" or "FFH", the passwords comparison is not executed because the device is considered as blank product. However, it is necessary to specify the password count storage addresses and the password comparison start address even though it is a blank product. If a password error occurs, the UART function of TMP86FS27 stops without returning error code to the controller. Therefore, when a password error occurs, the TMP86FS27 should be reset by RESET pin input.

Description of flash memory writing mode

- 1. The receive data in the 1st byte is the matching data. When the boot program starts in serial PROM mode, TMP86FS27 (Mentioned as "device" hereafter) waits for the matching data (5AH) to receive. Upon receiving the matching data, it automatically adjusts the UART's initial baud rate to 9,600bps.
- 2. When the device has received the matching data, the device transmits the data "5AH" as an echo back to the controller. If the device can not receive the matching data, the device does not transmit the echo back data and waits for the matching data again with changing baud rate. Therefore, the controller should send the matching data continuously until the device transmits the echo back data.
- 3. The receive data in the 3rd byte is the baud rate modification data. The six kinds of baud rate modification data shown in Table 2.4.1 are available. Even if baud rate changing is no need, be sure to send the initial baud rate data (28H: 9,600 bps). The changing of baud rate is executed after transmitting the echo back data.
- 4. When the 3rd byte data is one of the baud rate modification data corresponding to the device's operating frequency, the device sends the echo back data which is the same as received baud rate modification data. Then the baud rate is changed. If the 3rd byte data does not correspond to the baud rate modification data, the device stops UART function after sending 3 bytes of baud rate modification error code: (62H).
- 5. The receive data in the 5th byte is the command data (30H) to write the flash memory.
- 6. When the 5th byte is one of the operation command data shown in Table 2.5.1, the device sends the echo back data which is the same as received operation command data (in this case, 30H). If the 5th byte data does not correspond to the operation command data, the device stops UART function after sending 3 bytes of operation command error code: (63H).
- 7. The 7th byte is used as an upper bit (Bit15 to bit8) of the password count storage address. When the receiving is executed correctly (No error), the device does not send any data. If the receiving error or password error occur, the device does not send any data and stops UART function.
- 8. The 9th byte is used as a lower bit (Bit7 to bit0) of the password count storage address. When the receiving is executed correctly (No error), the device does not send any data. If the receiving error or password error occur, the device does not send any data and stops UART function.
- 9. The 11th byte is used as an upper bit (Bit15 to bit8) of the password comparison start address. When the receiving is executed correctly (No error), the device does not send any data. If the receiving error or password error occur, the device does not send any data and stops UART function.
- 10. The 13th byte is used as a lower bit (Bit7 to bit0) of the password comparison start address. When the receiving is executed correctly (No error), the device does not send any data. If the receiving error or password error occur, the device does not send any data and stops UART function.
- 11. The 15th through the m'th bytes are the password data. The number of passwords is the data (N) indicated by the password count storage address. The password data are compared for N entries beginning with the password comparison start address. The controller should send N bytes of password data to the device. If the passwords do not match, the device stops UART function without returning error code to the controller. If the data of vector addresses (FFE0H to FFFFH) are all "FFH", the comparison of passwords is not executed because the device is considered as a blank product.

- 12. The receive data in the m'th + 1 through n'th 2 byte are received as binary data in Intel Hex format. No received data are echoed back to the controller. The data which is not the start mark (3AH for ":") in Intel Hex format is ignored and does not send an error code to the controller until the device receives the start mark. After receiving the start mark, the device receives the data record, that consists of length of data, address, record type, writing data and checksum. After receiving the checksum of data record, the device waits the start mark data (3AH) again. The data of data record is temporarily stored to RAM and then, is written to specified flash memory by page (32 bytes) writing. For details of an organization of flash memory, refer to 2. "Serial PROM Mode". Since after receiving an end record, the device starts to calculate the SUM, the controller should wait the SUM after sending the end record. If receive error or Intel Hex format error occurs, the device stops UART function without returning error code to the controller.
- 13. The n'th 1 and the n'th bytes are the SUM value that is sent to the controller in order of the upper byte and the lower byte. For details on how to calculate the SUM, refer to 2.9 "Checksum (SUM)". The SUM calculation is performed after detecting the end record, but the calculation is not executed when receive error or Intel Hex format error has occurred. The time required to calculate the SUM of the 60 Kbytes of Flash memory area is approximately 375 ms at fc = 16 MHz. After the SUM calculation, the device sends the SUM data to the controller. After sending the end record, the controller can judge that the transmission has been terminated correctly by receiving the checksum.
- 14. After sending the SUM, the device waits for the next operation command data.

2.6.2 RAM Loader Mode (Operation command: 60H)

Table 2.6.2 shows RAM loader mode process.

		Table 2.6.2 RAM L	oader Mode Process	$\langle \rangle$
	Number of Bytes Transferred	Transfer Data from External Controller to TMP86FS27	Baud Rate	Transfer Data from TMP86FS27 to External Controller
	1st byte	Matching data (5AH)	9600 bps	 (Baud rate auto set)
	2nd byte	-	9600 bps	OK: Echo back data (5AH) Error: Nothing transmitted
	3rd byte	Baud rate modification data (See Table 2.4.1)	9600 bps	3
	4th byte	-	9600 bps	OK: Echo back data
			\leq	Error:A1H \times 3, A3H \times 3, 62H \times 3 (Note 1)
	5th byte	Operation command data (60H)	Changed new baud rate	-
	6th byte	_	Changed new baud rate	OK: Echo back data (60H)
				Error: A1H \times 3, A3H \times 3, 63H \times 3 (Note 1)
	7th byte	Address 15 to 08 in which to	Changed new baud rate	-2
	8th byte	store Password count (Note 4)	Changed new baud rate	OK: Nothing transmitted
		<		Error: Nothing transmitted
	9th byte	Address 07 to 00 in which to	Changed new baud rate	77^
воот	10th byte	store Password count (Note 4)	Changed new baud rate	OK: Nothing transmitted
ROM				Error: Nothing transmitted
T(OIM	11th byte	Address 15 to 08 in which to	Changed new baud rate	-
	12th byte	start Password comparison	Changed new baud rate	OK: Nothing transmitted
		(Note 4)		Error: Nothing transmitted
	13th byte	Address 07 to 00 in which to	Changed new baud rate	-
	14th byte	start Password comparison	Changed new baud rate	OK: Nothing transmitted
		(Note 4)		Error: Nothing transmitted
	15th byte	Password string (Note 5)	Changed new baud rate	-
	:	$(7/\diamond)$	Charged any have have	
	m'th byte	$ = \langle \vee \rangle $	Changed new baud rate	OK: Nothing transmitted
			$(// \land$	Error: Nothing transmitted
	m'th + 1 byte	Extended Intel format (Binary)	Changed new baud rate	-
	:	(Note 2)		
	n'th – 2 byte			
	n'th – 1 byte	- * //	Changed new baud rate	OK: SUM (High) (Note 3)
				Error: Nothing transmitted
	n'th byte)	Changed new baud rate	OK: SUM (Low) (Note 3)
				Error: Nothing transmitted
RAM	- (())	The program jumps to the start ac	dress of RAM in which the fir	rst transferred data has been written.

Table 2.6.2	RAM Loader Mode Process	
10010 2.0.2		

Note 1: "xxH × 3" denotes that operation stops after sending 3 bytes of xxH. For details, refer to 2.8 "Error Code".

Note 2: Refer to 2.10 "Intel Hex Format (Binary)".

Note 3: Refer to 2.9 "Checksum (SUM)".

Note 4: Refer to 2.11 "Passwords".

- Note 5: If all data of vector area are "00H" or "FFH", the passwords comparison is not executed because the device is considered as blank product. However, it is necessary to specify the password count storage addresses and the password comparison start address even though it is a blank product. If a password error occurs, the UART function of TMP86FS27 stops without returning error code to the controller. Therefore, when a password error occurs, the TMP86FS27 should be reset by RESET pin input.
- Note 6: Do not send only end record after transferring of password string. If the TMP86FS27 receives the end record only after reception of password string, it does not operate correctly.

Description of RAM loader mode

- 1. The process of the 1st byte through the 4th byte are the same as flash memory writing mode.
- 2. The receive data in the 5th byte is the RAM loader command data (60H) to write the user's program to RAM.
- 3. When the 5th byte is one of the operation command data shown in Table 2.5.1, the device sends the echo back data which is the same as received operation command data (in this case, 60H). If the 5th byte data does not correspond to the operation command data, the device stops UART function after sending 3 bytes of operation command error code: (63H).
- 4. The process of the 7th byte through the m'th byte are the same as flash memory writing mode.
- 5. The receive data in the m'th + 1 through n'th 2byte are received as binary data in Intel Hex format. No received data are echoed back to the controller. The data which is not the start mark (3AH for ":") in Intel Hex format is ignored and does not send an error code to the controller until the device receives the start mark. After receiving the start mark, the device receives the data record, that consists of length of data, address, record type, writing data and checksum. After receiving the checksum of data record, the device waits the start mark data (3AH) again. The data of data record is written to specified RAM by the receiving data. Since after receiving an end record, the device starts to calculate the SUM, the controller should wait the SUM after sending the end record. If receive error or Intel Hex format error occurs, the UART function of TMP86FS27 stops without returning error code to the controller.
- 6. The n'th 1 and the n'th bytes are the SUM value that is sent to the controller in order of the upper byte and the lower byte. For details on how to calculate the SUM, refer to 2.9 "Checksum (SUM)". The SUM calculation is performed after detecting the end record, but the calculation is not executed when receive error or Intel Hex format error has occurred. The SUM is calculated by the data written to RAM, but the length of data, address, record
 - type and checksum in Intel Hex format are not included in SUM.
 - The boot program jumps to the first address that is received as data in Intel Hex format after sending the SUM to the controller.

2.6.3 Flash Memory Memory SUM Output Mode (Operation command: 90H)

Table 2.6.3 shows flash memory SUM output mode process.

	Number of	Transfer Data from		Transfer Data from
	Bytes	External Controller to	Baud Rate	TMP86FS27 to External
	Transferred	TMP86FS27		Controller
	1st byte	Matching data (5AH)	9600 bps	 – (Baud rate auto set)
	2nd byte	-	9600 bps	OK: Echo back data (5AH)
			~	Error: Nothing transmitted
	3rd byte	Baud rate modification data (See Table 2.4.1)	9600 bps	$(\underline{\mathbb{Y}})$
	4th byte		9600 bps	OK: Echo back data
				Error: A1H \times 3, A3H \times 3, 62H \times 3 (Note 1)
BOOT	5th byte	Operation command data	Changed new baud rate	-
ROM	6th byte	(90H)	Changed new baud rate	OK: Echo back data (90H)
		-		Error: A1H \times 3, A3H \times 3, 63H \times 3 (Note 1)
	7th byte	-	Changed new baud rate	OK: SUM (High) (Note 2)
				Error: Nothing transmitted
	8th byte	-	Changed new baud rate	OK: SUM (Low) (Note 2)
				Error: Nothing transmitted
	9th byte	(Wait for the next operation)	Changed new baud rate	(-())
		(Command data)		

Table 2.6.3 Flash Memory Memory SUM Output Process

Note 1: " $xxH \times 3$ " denotes that operation stops after sending 3 bytes of xxH. For details, refer to 2.8 "Error Code".

Note 2: Refer to 2.9 "Checksum (SUM)"

Description of flash memory SUM output mode

- 1. The process of the 1st byte through the 4th byte are the same as flash memory writing mode.
- 2. The receive data in the 5th byte is the flash memory SUM command data (90H) to calculate the entire flash memory.
- 3. When the 5th byte is one of the operation command data shown in Table 2.5.1, the device sends the echo back data which is the same as received operation command data (in this case, 90H). If the 5th byte data does not correspond to the operation command data, the device stops UART function after sending 3 bytes of operation command error code: (63H).
- 4. The 7th and the 8th bytes are the SUM value that is sent to the controller in order of the upper byte and the lower byte. For details on how to calculate the SUM, refer to 2.9 "Checksum (SUM)".
- 5. After sending the SUM, the device waits for the next operation command data.

2.6.4 Product Discrimination Code Output Mode (Operation command: C0H)

Table 2.6.4 shows product discrimination code output mode process.

	Number of	Transfer Data from		Transfer Data from				
	Bytes	External Controller to	Baud Rate	TMP86FS27 to External				
	Transferred	TMP86FS27		Controller				
	1st byte	Matching data (5AH)	9600 bps	 (Baud rate auto set) 				
	2nd byte	_	9600 bps	OK: Echo back data (5AH)				
				Error: Nothing transmitted				
	3rd byte	Baud rate modification data	9600 bps					
	-	(See Table 2.4.1)	. (((
	4th byte	_ ,	9600 bps	OK: Echo back data				
				Error: A1H \times 3, A3H \times 3, 62H \times 3				
				(Note 1)				
	5th byte	Operation command data	Changed new baud rate	-				
	6th byte	(C0H)	Changed new baud rate	OK: Echo back data (C0H)				
	ourbyto	_		Error: A1H \times 3, A3H \times 3, 63H \times 3				
			$(\bigcirc \ \ \ \ \ \ \ \ \ \ \ \ \$	(Note 1)				
	7th byte		Changed new baud rate	3AH Start mark				
	8th byte		Changed new baud rate	0AH The number of transfer				
				data (from 9th to 18th byte)				
	9th byte		Changed new baud rate	02H Length of address (2 bytes)				
BOOT	10th byte		Changed new baud rate	03H Reserved data				
ROM	11th byte	(Changed new baud rate	00H Reserved data				
	12th byte		Changed new baud rate	00H Reserved data				
	13th byte		Changed new baud rate	00H Reserved data				
	14th byte	$\mathcal{A}(\mathbf{r})$	Changed new baud rate	01H The number of ROM block				
			~ // //	(1 block)				
	15th byte		Changed new baud rate	10H First address of ROM				
				(Upper 8 bits)				
	16th byte		Changed new baud rate	00H First address of ROM				
	4746 6.44		Oh an and a such as due to	(Lower 8 bits)				
	17th byte		Changed new baud rate	FFH End address of ROM				
	19th buto		Changed poty bourd rate	(Upper 8 bits) FFH End address of ROM				
	18th byte		Changed new baud rate	(Lower 8 bits)				
	19th byte	$-(\overline{\partial}/\overline{\wedge})$	Changed new baud rate	ECH Checksum of transferred				
		$ (\langle \langle \rangle \rangle) $	changed new badd fale	data (from 9th to 18th byte)				
	20th byte	(Wait for the next operation)	Changed new baud rate					
		(Command data)						
		(oominianu uala)	$\backslash \smile /$					

 Table 2.6.4
 Product Discrimination Code Output Process

Note: "xxH \times 3" denotes that operation stops after sending 3 bytes of xxH. For details, refer to 2.8 "Error Code".

Description of product discrimination code output mode

- 1. The process of the 1st byte through the 4th byte are the same as flash memory writing mode.
- 2. The receive data in the 5th byte is the product discrimination code output command data (C0H).
- 3. When the 5th byte is one of the operation command data shown in Table 2.5.1, the device sends the echo back data which is the same as received operation command data (in this case, C0H). If the 5th byte data does not correspond to the operation command data, the device stops UART function after sending 3 bytes of operation command error code: (63H).
- 4. The 9th and the 19th bytes are the product discrimination code. For details, refer to 2.12 "Product Discrimination Code".
- 5. After sending the SUM, the device waits for the next operation command data.

2.7 Flash Memory Writing Data Format

Flash memory area of TMP86FS27 consists of 1919 pages and one page size is 32 bytes. Writing to flash memory is executed by page writing. Therefore, it is necessary to send 32 bytes data (for one page) even though only a few bytes data are written. Figure 2.7.1 shows an organization of flash memory area. When the controller sends the writing data to the device, be sure to keep the format described below.

- 1. The address of data after receiving the flash memory writing command should be the first address of page. For example, in case of page 2, the first address should be 1040H.
- 2. If the last data's address of data record is not end address of page, the address of the next data record should be the address + 1 and the last data's address must point to the last address of this page. For example, if the last data's address is 100FH (Page0), the address of the next data record should be 1010H (Page0) and the address of the last data should be 101FH (Page0).
- 3. The last data's address of data record immediately before sending the end record should be the last address of page. For example, in case of page 1, the last data's address of data record should be 103FH.
- Note: Do not write only the vector area (FFF0H to FFFFH) when all data of flash memory are the same data. If the vector area is only written, the next operation can not be executed because of password error.

							$\mathcal{A}()$	$\langle \rangle$	(-						
Address	0	1	2	3	4	5	6	7 8	9	A	В	С	D	E	F
1000H	F					6		Page 0	\leq)]					
1010H								Fagelo		$\langle //$					E
1020H	F						\bigcirc	Page 1 📐		\sim					
1030H						~ ^		rage i							Е
1040H	F						[Page 2	<u>\</u>	<u> </u>					
1050H					\sim	\sum		rage 2	<u>S</u>						E
1060H	F			((7/c	<u></u>		Page 3	<u> </u>	!					
1070H			\square	$\langle \rangle$	$\langle \rangle$)		Fages	\rightarrow						Е
1080H	F			\mathcal{D}	\sim		<u></u>	Page 4		<u> </u>					
1090H		4													E
10A0H	F		\sim	ζ				Page 5		<u> </u>					
10B0H								1 age 5			1				E
10C0H	F			\sim					<u> </u>						
		$\langle \rangle$													
: ;		\sim	$ \land \land$			<u></u>		/							
FF70H		\sim	\sim		~	$\left(\right)$	1								E
FF80H	F	\frown	\		<			Page 1916							
FF90H	$ \langle $)				>	Fage 1910							Е
FFA0H	Ē	\searrow		\bigcirc	$\left(\left(\right) \right)$	\sum		Page 1917		<u> </u>					
FFB0H	\square			(\Box)		\mathcal{I}			-						Е
FFC0H	F			$\geq \leq$				Page 1918							
FFD0H							1	Tage 1310			1				E
FFE0H	F				\sim			Page 1919							
FFF0H								1 age 1919			1				E

Note: "F" shows the first address of each page and "E" shows the last address of each page.

Figure 2.7.1 Organization of Flash Memory Area

2.8 Error Code

When the device detects an error, the error codes are sent to the controller.

Transmit Data	Meaning of Transmit Data
62H, 62H, 62H	Baud rate modification error occurred.
63H, 63H, 63H	Operating command error occurred.
A1H, A1H, A1H	Framing error in received data occurred.
АЗН, АЗН, АЗН	Overrun error in received data occurred.

Table 2.8.1	Error Code
10010 2.0.1	

2.9 Checksum (SUM)

(1) Calculation method

SUM consists of byte + byte.... + byte, the checksum of which is returned in word as the result.

Namely, data is read out in byte and checksum of which is calculated, with the result returned in word.

Example:

A1H	If the data to be calculated consists of the four bytes shown to the
АП	left, SUM of the data is
B2H	A1H + B2H + C3H + D4H = 02EAH
C3H	SUM (HIGH) = 02H
D4H	SUM (LOW) = EAH

The SUM returned when executing the flash memory write command, RAM loader command, or flash memory SUM command is calculated in the manner shown above.

(2) Calculation data

The data from which SUM is calculated are listed in Table 2.9.1 below.

Operating Mode	Calculation Data	Remarks	
Flash memory writing mode	Data in the entire area (60 Kbytes) of flash	Even when written to part of the flash memory area, data in the entire memory area (60 Kbytes) is	
Flash memory Checksum output mode		calculated. The length of data, address, record type and checksum in Intel Hex format are not included in SUM.	
RAM loader mode	Data written to RAM	The length of data, address, record type and checksum in Intel Hex format are not included in SUM.	
Product discrimination code out-	Checksum of transferred data (from 9th to	For details, refer to "2.6.4 Product Discrimination	
put mode	18th byte)	Code Output Mode".	

Table 2.9.1 Checksum Calculation Data

2.10 Intel Hex Format (Binary)

- 1. After receiving the SUM of a record, the device waits for the start mark data (3AH for ":") of the next record. Therefore, the device ignores the data, which does not match the start mark data after receiving the SUM of a record.
- 2. Make sure that once the controller program has finished sending the SUM of the end record, it does not send anything and waits for two bytes of data to be received (Upper and lower bytes of SUM). This is because after receiving the SUM of the end record, the boot program calculates the SUM and returns the calculated SUM in two bytes to the controller.
- 3. If a receive error or Intel Hex format error occurs, the UART function of TMP86FS27 stops without returning error code to the controller. In the following cases, an Intel Hex format error occurs:
 - When the record type is not 00H, 01H, or 02H
 - When a SUM error occurred
 - When the data length of an extended record (Type $\neq 02H$) is not 02H
 - When the address of an extended record (Type = 02H) is larger than 1000H and after that, receives the data record
 - When the data length of the end record (Type = 01H) is not 00H

2.11 Passwords

The area in which passwords can be specified is located at addresses 1000H to FF9FH. The vector area (from FFA0H to FFFFH) can not be specified as passwords area. The device compares the stored passwords with the passwords, which are received from the controller. If all data of vector area are "00H" or "FFH", the passwords comparison is not executed because the device is considered as blank product. It is necessary to specify the password count storage addresses and the password comparison start address even though it is a blank product.

Table 2.11.1 Password S	Setting in the Blank Product and Non Blank Produ	ct
	botting in the Blaint Foddot and Hom Blaint Frodd	. .

Password	Blank Product(Note 1)	Non Blank Product
PNSA (Password count storage addresses)	1000H ≤ PNSA ≤ FF9FH	$1000H \le PNSA \le FF9FH$
PCSA (Password comparison start address)	$1000H \le PCSA \le FF9FH$	$1000H \le PCSA \le FFA0-N$
N (Password count)	*	8 ≤ N
Setting of password	No need	Need (Note 2)

Note 1: When all data of addresses from FFE0H to FFFFH area are "00H" or "FFH", the device is judged as blank product.)


Note 2: The same three or more bytes consecutive data can not be used as password.

When the password includes the same consecutive data (three or more bytes), the password error occurs. If the password error occured, the UART function of device stops without returning error code.

Note 3: *: Don't care.

- Note 4: When the password doesn't match the above condition, the password error occurs. If the password error occured, the UART function of device stops without returning error code.
- Note 5: In case of the blank product, the device receives Intel Hex Format immediately after receiving PCSA without receiving password strings. In this time, because the device ignores the data

except the start mark data (3AH for ":") as Intel Hex Format data, even if external controller transmitted dummy password strings, process operates correctly. However, if the dummy password strings contain data "3AH", the device detects it as start mark data mistakenly, and device stops process without returning error doce. Therefore, if these process becomes issue, the external controller should not transmit the dummy password strings.



3. Password string

A password string sent from the controller is compared with the specified data in the flash memory. If the password string does not match the specified data in the flash memory, a password error occurs and the TMP86FS27 stops operating.

4. Handling of password error

If a password error occurs, the UART function of TMP86FS27 stops without returning error code to the controller. Therefore, when a password error occurs, the TMP86FS27 should be reset by RESET pin input.


2.12 Product Discrimination Code

The product discrimination code is a 13-byte data, that includes the start address and the end address of ROM. Table 2.12.1 shows the product discrimination code format.

Data	The Meaning of Data	In Case of TMP86FS27
1st	Start mark (3AH)	3AH
2nd	The number of transfer data (from 3rd to 13th byte)	OAH
3rd	Length of address	(02H
4th	Reserved data	03H
5th	Reserved data	00H
6th	Reserved data	00H
7th	Reserved data	00H
8th	The number of ROM block	01H
9th	The upper byte of the first address of ROM	10H (Depends on the product)
10th	The lower byte of the first address of ROM	00H (Depends on the product)
11th	The upper byte of the end address of ROM	FFH (Depends on the product)
12th	The lower byte of the end address of ROM	FFH (Depends on the product)
13th	Checksum of transferred data (from 3rd to 12th byte)	ECH (Depends on the product)

Table 2.12.1	Product Discrimination Code Format

2.13 Flowchart



2.14 UART Timing

Table 2.14.1 UART Timing-1 (VDD = 4.5 V to 5.5 V, fc = 2 MHz, 4 MHz, 8 MHz, 16 MHz, Topr = 20 to 30°C)

		The Number of	Required Minimum Time		
Parameter	Symbol	Clock (fc)	At fc = 2 MHz	At fc = 16 MHz	
Time from the reception of a matching data until the output of an echo back	CMeb1	Approx. 600	300 µs	37.5 μs	
Time from the reception of a baud rate modification data until the output of an echo back	CMeb2	Approx. 500	250 µs	31.3 μs	
Time from the reception of an operation command until the output of an echo back	CMeb3	Approx. 500	250 μs	31.3 μs	
Calculation time of checksum	CKsm	Approx. 1573000	786.5 ms	98.3 ms	

Table 2.14.2 UART Timing-2 (VDD = 4.5 V to 5.5 V, fc = 2 MHz, 4 MHz, 8 MHz, 16 MHz, Topr = 20 to 30°C)

		The	Required Mi	nimum Time
Parameter	Symbol	Number of	At fc = 2 MHz	At fc = 16
		Clock (fc)		MHz
Time from reset release until acceptance of start bit of RXD pin	RXsup	25000	12.5 ms	//1.56 ms
Time between a matching data and the next matching data	CMtr1	28500	14.3 ms	1.8 ms
Time from the echo back of matching data until the acceptance	CMtr2	400	200 us	25 μs
of baud rate modification data	Civiliz	400	200 μ3	25 μ5
Time from the output of echo back of baud rate modification	CMtr3	500	250 µs	31.3 μs
data until the acceptance of an operation command	Omilio			01.0 μο
Time from the output of echo back of operation command until	CMtr4	2600	1.3 ms	163 μs
the acceptance of Password count storage addresses	S mut	2000		100 μ0

Table 2.14.3 UART Timing-3 (VDD = 4.5 V to 5.5 V, fc = 2 MHz, 4 MHz, 8 MHz, 16 MHz, Topr = 20 to 30°C)

Parameter	Symbol	Min,	Max.	Unit
Time from the stop bit of the previous data record to start bit of the next data record	tSU; ST	1	_	ms
		>		
RXsup CMtr2	7/\$	CMtr3		CMtr4
RESET pin (TMP86FS27)(5AH)	(28H)		(30H)	
RXD pin (TMP86FS27)		(28H)		(30H)
TXD pin (TMP86FS27)			→	
CMeb1	(5AH)		CMeb3 (5AH)	
RXD pin (TMR86ES27)				
TXD pin (TMP86FS27) CMtr1				
STOP bit The end byte of a data record		STAR1	「bit	
RXD pin (TMP86FS27)				
TXD pin (TMP86FS27)	tSU; ST			

Electrical Characteristics

Absolute Maximum Ratings

Parameter	Symbol	Pins	Rating	Unit
Supply voltage	V _{DD}		-0.3 to 6.5	
Input voltage	V _{IN}		-0.3 to V _{DD} + 0.3	V
Output voltage	V _{OUT1}		-0.3 to V _{DD} + 0.3	
	I _{OUT1}	P0, P1, P3, P4, P6 ports		
Output current (Per 1 pin)	I _{OUT2}	P0, P1, P2, P4, P5, P6, P7 ports	32	
	I _{OUT3}	P3 port	30	
	ΣI_{OUT1}	P0, P1, P3, P4, P6 ports	-30	mA
Output current (Total)	ΣI_{OUT2}	P0, P1, P2, P4, P5, P6, P7 ports	60	
	ΣI_{OUT3}	P3 port	80	
Power dissipation [Topr = 70°C]	PD	<u> </u>	250	> mW
Soldering temperature (time)	Tsld		260 (10 s)	
Storage temperature	Tstg		-55 to 125	°C
Operating temperature	Topr	$\langle \bigcirc \rangle$	-40 to 70	1

 $(V_{SS} = 0 V)$

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Recommended Operating Condition

Parameter	Symbol	Pins	Condition	Min	Max	Unit
		(%)	fc = 16 MHz NORMAL1, 2 mode IDLE0, 1, 2 mode	4.5		
	N		fc = 8 MHz NORMAL1, 2 mode		E E	
Supply voltage	V _{DD}		IDLE0, 1, 2 mode fs = 32,768 SLOW1, 2 mode	2.7	5.5	
			kHz SLEEP0, 1, 2 mode			
		STOP mode	2.0		v	
<	VIH1	Except hysteresis input	V _{DD} ≥ 4.5 V	$V_{DD} imes 0.70$	V _{DD}	
Input high level	V _{IH2}	Hysteresis input	V _{DD} ≥ 4.3 V	$V_{DD} imes 0.75$		
G	V _{IH3}	21	$V_{DD} < 4.5 V$	$V_{DD} imes 0.90$		
$\langle \langle \langle \rangle \rangle$	V _{IL1}	Except hysteresis input	V _{DD} ≥ 4.5 V		$V_{DD} imes 0.30$	
Input low level	V _{IL2}	Hysteresis input	VDD ≥ 4.3 V	0	$V_{DD} imes 0.25$	
	V _{IL3}		V_{DD} < 4.5 V		$V_{DD} imes 0.10$	
	fc	XIN, XOUT	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	1.0	16.0	MHz
Clock frequency			$V_{DD} = 2.7$ to 5.5 V	1.0	8.0	
~	fs	XTIN, XTOUT		30.0	34.0	kHz

Parameter	Symbol	Pins	Condition	Min	Тур.	Max	Unit
Hysteresis voltage	V _{HS}	Hysteresis input		\wedge	0.9	-	V
	I _{IN1}	TEST		\geq			
Input current	I _{IN2}	Sink open drain, tri-state	V _{DD} = 5.5 V, V _{IN} = 5.5/0 V		$\overline{\gamma}$	±2	μA
	I _{IN3}	RESET, STOP			\bigcirc		
Input registeres	R _{IN1}	TEST pull down	~ ($(7 \neq \land)$	70	-	kΩ
Input resistance	R _{IN2}	RESET pull up		400	200	450	K22
High frequency feedback resistor	R _{fx1}	XIN-XOUT		7	1.2	-	MΩ
Low frequency feedback resistor	R _{fxt}	XTIN-XTOUT		<i>У</i> _	6	1	1012.2
Output leakage	I _{LO1}	Sink open drain	V _{DD} = 5.5 V, V _{OUT} = 5.5 V	-	2	2	μA
current	I _{LO2}	Tri-state	V _{DD} = 5.5 V, V _{OUT} = 5.5/0 V	-	12-	±2	μΑ
Output high voltage	V _{OH1}	Tri-state	$V_{DD} = 4.5 \text{ V}, I_{OH} = -0.7 \text{ mA}$	_4.1 ($\left(\right) $	2	
Output low voltage	V _{OL}	Except XOUT and P3 ports	$V_{DD} = 4.5 V$; $t_{OL} = 1.6 mA$	\sim	R)0.4	V
Output low current	I _{OL}	Except XOUT and P3 ports	$V_{DD} = 4.5 \text{-V}, V_{QL} = 0.4 \text{ V}$	(C)	1.6	-	mA
	I _{OL2}	P3 (High current port)	V _{DD} = 4.5 V, V _{OL} = 1.0 V	\sum	20		
Supply current in NORMAL 1, 2 mode			V _{DD} = 5.5 V	7	13	20	
Supply current in IDLE1, 2 mode		Z	V _{IN} = 5.3 V/0.2 V fc = 16 MHz	9_	8	15	mA
Supply current in IDLE0 mode			fs = 32.768 kHz	_	6	12.5	
Supply current in	1.	CA	When a program operates on flash memory	_	1200	2400	
SLOW1 mode	I _{DD}		$V_{DD} = 3.0 V$ When a program operates on $V_{IN} = 2.8 V/0.2 V$ RAM	_	12	23	
Supply current in SLEEP1 mode		$\sim (7/5)$	fs = 32.768 kHz	-	8	20	μA
Supply current in SLEEP0 mode				_	6	17	
Supply current in STOP mode			V _{DD} = 5.0 V V _{IN} = 5.3 V/0.2 V	-	0.5	10	

DC Characteristics $(V_{SS} = 0 \text{ V}, \text{ Topr} = -40 \text{ to } 70^{\circ}\text{C})$

Note 1: Typical values show those at Topr = 25°C, V_{DD} = 5 V.

Note 2: Input current (I_{IN1}, I_{IN3}); The current through pull-down or pull-up resistor is not included.

Note 3: I_{DD} does not include I_{REF} current.

Note 4: The supply currents of SLOW2 and SLEEP2 modes are equivalent to IDLE1, 2.

(V_{SS} = 0 V, 4.5 V \leq V_{DD} \leq 5.5 V, Topr = -40 to 70°C)

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Analog reference voltage	V _{AREF}		A _{VDD} - 1.0	~	A _{VDD}	
Power supply voltage of analog control circuit	A _{VDD}			V _{DD}		V
Analog reference voltage range (Note 4)	ΔV_{AREF}		3.5		V _{DD}	v
Analog input voltage	V _{AIN}		V _{SS}	(77)	V _{AREF}	
Power supply current of analog reference voltage	I _{REF}	$V_{DD} = A_{VDD} = V_{AREF} = 5.5 V$ $V_{SS} = A_{VSS} = 0.0 V$	-	0.6	1.0	mA
Non linearity error		$V_{DD} = A_{VDD} = 5.0 V$	-((\sum	±2	
Zero point error		$V_{SS} = A_{VSS} = 0.0 V$		77-	±2	LSB
Full scale error				-	+2	LOB
Total error (Note 1)		$V_{AREF} = 5.0 V$	$\langle -\rangle \rangle$	-	<u>+</u> 4	\geq

$$(V_{SS} = 0 \text{ V}, 2.7 \text{ V} \le V_{DD} < 4.5 \text{ V}, \text{ Topr} = -40 \text{ to } 70^{\circ}\text{C})$$

Parameter	Symbol	Condition	🗸 Min	Тур.	Max	Unit
Analog reference voltage	V _{AREF}	$\langle \rangle$	A _{VDD} - 1.0		A _{VDD}	
Power supply voltage of analog control circuit	A _{VDD}		6	V _{DD}		V
Analog reference voltage range (Note 4)	ΔV_{AREF}		2.5	9	V _{DD}	v
Analog input voltage	V _{AIN}		V _{SS}	-	VAREF	
Power supply current of analog reference voltage	I _{REF}	$V_{DD} = A_{VDD} = V_{AREF} = 4.5V$ $V_{SS} = A_{VSS} = 0.0 V$		0.5	0.8	mA
Non linearity error		V _{DD} = A _{VDD} = 2.7 V	-~	-	±2	
Zero point error	(($V_{SS} = 0.0 V$	-	-	±2	LSB
Full scale error			- /	_	±2	LOD
Total error (Note 1)	$\left(\overline{\Omega} \right)$	V _{AREF} = 2.7 V	~ -	-	±4	

Note 1: The total error includes all errors except a quantization error, and is defined as a maximum deviation from the ideal conversion line.

Note 2: Conversion time is different in recommended value by power supply voltage.

Note 3: Please use input voltage to AIN input pin in limit of $V_{AREF} - V_{SS}$.

When voltage of range outside is input, conversion value becomes unsettled and gives affect to other channel conversion value.

Note 4: Analog reference voltage range: $\Delta V_{AREF} = V_{AREF} - V_{SS}$

AC Characteristics

(V_{SS} = 0 V, V_{DD} = 4.5 to 5.5 V, Topr = -40 to 70°C)

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Machine cycle time		NORMAL1, 2 mode	0.25	\sim	4	
	tov	IDLE0, 1, 2 mode	0.25	0.25		
	tcy	SLOW1, 2 mode	117.6	117.6	133.3	μS
		SLEEP0, 1, 2 mode)	
High level clock pulse width	twcH	For external clock operation (XIN		31.25		ns
Low level clock pulse width	twcL	input), fc = 16 MHz	_		_	115
High level clock pulse width	twcH	For external clock operation (XTIN		15.26		
Low level clock pulse width	twcL	input), fs = 32.768 kHz		13.20	_	μs

 $(V_{SS} = 0 \text{ V}, V_{DD} = 2.7 \text{ to } 4.5 \text{ V}, \text{ Topr} = -40 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Machine cycle time		NORMAL1, 2 mode	0.5		(4)	
	tcy	SLOW1, 2 mode	117.6	R	133.3	μS
	twcH	SLEEP0, 1, 2 mode	117.0	(\bigcirc)	* 100.0	
High level clock pulse width Low level clock pulse width	twcL	For external clock operation (XIN input), fc = 8 MHz	- 6	62.5	-	ns
High level clock pulse width	twcH	For external clock operation (XTIN		15.26	_	μS
Low level clock pulse width	twcL	input), fs = 32.768 kHz	$\square \setminus$			μο

Flash Characteristics	(V _{SS} = 0 V, Topr =	25±5°C)
		A


Recommended Operating Conditions (Serial PROM mode)

Parameter	Symbol Pins	Condition	Min	Max	Unit
Supply voltage	YDD7/A	fc = 2 MHz,4MHz, 8MHz, 16MHz	4.5	5.5	V
Clock frequency	Fc XIN, XOUT	V _{DD} = 4.5 V to 5.5 V	2	16	MHz

Write/Retention Characteristics

Parameter	Condition	Min	Тур.	Max	Unit
Number of guaranteed writes to flash memory	V _{SS} = 0 V, Topr = 25±5 °C	-	-	10	Times

Recommended Oscillating Conditions



- Note 1: A quartz resonator can be used for high-frequency oscillation only when VDD is 2.7 V or above. If VDD is below 2.7 V, use a ceramic resonator.
- Note 2: To ensure stable oscillation, the resonator position, load capacitance, etc. must be appropriate. Because these factors are greatly affected by board patterns, please be sure to evaluate operation on the board on which the device will actually be mounted.
- Note 3: For the resonators to be used with Toshiba microcontrollers, we recommend ceramic resonators manufactured by Murata Manufacturing Co., Ltd. For details, please visit the website of Murata at the following URL:

http://www.murata.com

Handling Precaution

• The solderability test conditions for lead-free products (indicated by the suffix G in product name) are shown below.

1. When using the Sn-63Pb solder bath Solder bath temperature = 230 °C Dipping time = 5 seconds

Number of times = once

- R-type flux used
- 2. When using the Sn-3.0Ag-0.5Cu solder bath $\$
 - \checkmark Solder bath temperature = 245 °C
 - Dipping time = 5 seconds
 - Number of times = once
 - R-type flux used
- The pass criteron of the above test is as follows:

Solderability rate until forming ≥ 95 %

When using the device (oscillator) in places exposed to high electric fields such as cathoderay tubes, we recommend electrically shielding the package in order to maintain normal operating condition.

Unit: mm

Package Dimensions

P-QFP80-1420-0.80M

