

32bit RISC Microcontroller

TXZ Family

Reference manual

Oscillation Frequency Detector
(OFD-A)

Revision 1.1

2018-03

TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION

Contents

Preface.....	4
Related document.....	4
Conventions.....	5
Terms and Abbreviations.....	7
1. Outlines.....	8
2. Configuration.....	9
3. Function and Operation.....	10
3.1. Setting method.....	10
3.2. Detection Frequency.....	11
3.3. Detection start timing.....	12
3.4. Detection.....	12
3.5. Available operation Mode of MCU.....	13
3.6. External high speed oscillation clock detection.....	13
4. Registers.....	14
4.1. List of Registers.....	14
4.2. [OFDCR1] (Frequency Detection Control Register 1).....	15
4.3. [OFDMON] (Detection Target Clock 1 Monitor Setting Register).....	15
4.4. [OFDMN0] (Minimum Detection Frequency Setting Register 0 (EHOSC)).....	15
4.5. [OFDMN1] (Minimum Detection Frequency Setting Register 1 (fc)).....	15
4.6. [OFDMX0] (Maximum Detection Frequency Setting Register 0 (EHOSC)).....	16
4.7. [OFDMX1] (Maximum Detection Frequency Setting Register 1 (fc)).....	16
4.8. [OFDRST] (Reset Control Register).....	16
4.9. [OFDCR2] (Frequency Detection Control Register 2).....	16
4.10. [OFDSTAT] (Status Register).....	17
5. Usage Example.....	18
6. Revision History.....	19
RESTRICTIONS ON PRODUCT USE.....	20

List of Figures

Figure 2.1	Oscillation Frequency Detector Block diagram	9
Figure 3.1	Example of detection frequency range (in case of 10MHz)	11
Figure 5.1	Example of operational procedure	18

List of Tables

Table 2.1	List of signals	9
Table 3.1	Clock examples	12
Table 6.1	Revision History	19

Preface

Related document

Document name
Clock Control and Operation Mode
Exception
Power Supply and Reset Operation
Product Information

Conventions

- Numeric formats follow the rules as shown below:
 - Hexadecimal: 0xABC
 - Decimal: 123 or 0d123 – Only when it needs to be explicitly shown that they are decimal numbers.
 - Binary: 0b111 – It is possible to omit the “0b” when the number of bit can be distinctly understood from a sentence.
- “_N” is added to the end of signal names to indicate low active signals.
- It is called “assert” that a signal moves to its active level, “deassert” to its inactive level.
- When two or more signal names are referred, they are described like as [m: n].
Example: S[3: 0] shows four signal names S3, S2, S1 and S0 together.
- The characters surrounded by [] defines the register.
Example: [ABCD]
- “n” substitutes suffix number of two or more same kind of registers, fields, and bit names.
Example: [XYZ1], [XYZ2], [XYZ3]-> [XYZn]
- "x" substitutes suffix number or character of two or more same kind of units and channels in same register name in the Register List.
In case of unit, “x” means A, B, and C ..
Example: [ADACR0], [ADBCR0], [ADCCR0]->[ADxCR0]
In case of channel, “x” means 0, 1, and 2..
Example: [T32A0RUNA], [T32A1RUNA], [T32A2RUNA]->[T32AxRUNA]
- The bit range of a register is written like as [m: n].
Example: Bit[3: 0] expresses the range of bit 3 to 0.
- The configuration value of a register is expressed by either the hexadecimal number or the binary number.
Example: [ABCD].EFG = 0x01 (hexadecimal), [XYZn].VW = 1 (binary)
- Word and Byte represent the following bit length.
 - Byte: 8 bits
 - Half word: 16 bits
 - Word: 32 bits
 - Double word: 64 bits
- Properties of each bit in a register are expressed as follows:
 - R: Read only
 - W: Write only
 - R/W: Read and Write are possible
- Unless otherwise specified, register access supports only word access.
- The register defined as reserved must not be rewritten. Moreover, do not use the read value.
- The value read from the bit having default value of "-" is unknown.
- When a register containing both of writable bits and read-only bits is written, read-only bits should be written with their default value, In the cases that default is “-“, follow the definition of each register.
- Reserved bits of the Write-only register should be written with their default value. In the cases that default is “-“, follow the definition of each register.
- Do not use read-modified-write processing to the register of a definition which is different by writing and read out.

Arm, Cortex and Thumb are registered trademarks of Arm Limited (or its subsidiaries) in the US
and/or elsewhere. All rights reserved.



The Flash memory uses the Super Flash® technology under the license of Silicon Storage Technology, Inc.
Super Flash® is registered trademark of Silicon Storage Technology, Inc.

All other company names, product names, and service names mentioned herein may be trademarks of their respective companies.

Terms and Abbreviations

Some of abbreviations used in this document are as follows:

OFD	Oscillation Frequency Detector
EHOSC	External High Speed Oscillator
IHOSC2	Internal High Speed Oscillator 2

1. Outlines

Oscillation Frequency Detector (OFD) detects abnormalities as the clock signal to monitor exceeding the range of the set-up frequency. The lists of functions are as follows.

Function Classification	Function	Operation
Abnormal detection of the clock frequency	Monitor clock	External high speed oscillator clock (f _{EHOSC}) or High speed clock (f _c)
	Standard clock (Note)	Internal high speed oscillator 2 clock (f _{IHOSC2})
	Frequency detective range	The maximum, the minimum are settable.
	State monitor	status register. >operation / no operation >abnormality / no abnormality
	Reset output	Prohibition/permission of a reset output are possible.
Protection	Protection function	Incorrect writing is prevented.

Note: When stopping the standard clock during OFD operation ($[OFDRST] < OFDRSTEN \geq 1$), OFD reset occurs.
(When stopping the standard clock before OFD operation, OFD reset does not occur.)

2. Configuration

The block diagram of the frequency detection circuit is shown as follows:




Figure 2.1 Oscillation Frequency Detector Block diagram

Table 2.1 List of signals

No.	Symbol	Signal name	I/O	Related Reference Manual
1	f_{IHOSC2}	Internal high speed oscillator 2 clock	Input	Clock Control and Operation Mode
2	f_{EHOSC}	External high speed oscillator clock	Input	Clock Control and Operation Mode
3	fc	Internal high speed oscillator (The clock that the clock was chosen in [CGOSCCR]<OSCSEL>and [CGPLLOSEL]<PLL0SEL>.)	Input	Clock Control and Operation Mode
4	OFDRSTOUT	OFD reset	Output	Power Supply and Reset Operation

3. Function and Operation

Oscillation Frequency Detector (OFD) is a function to detect the abnormality of the clock.

3.1. Setting method

When you use OFD, please set an applicable clock enable bit to “1” (clock supply) in fsys supply stop register A (*[CGFSYSENA]*, *[CGFSYSMENA]*), fsys supply stop register B (*[CGFSYSENB]*, *[CGFSYSMENB]*), and fc supply stop registers (*[CGFCEN]*). In addition, please set a standard clock (internal high speed oscillator (IHOSC2) for OFD) for an oscillation.

The corresponding registers and the bit locations depend on a product. Some products do not have all registers. For the details, refer to “Clock Control and Operation Mode” in Reference manual.

After the reset is deasserted, the registers other than *[OFDCR1]* cannot be written. The write is enabled by setting 0xF9 to *[OFDCR1]*.

- When the measuring object is f_{EHOSC} .

[OFDMON] is set as “0” and the measuring object is used as the external high speed oscillator clock (f_{EHOSC}). A lower limit level in the range of the frequency to detect is set by *[OFDMN0]* <OFDMN0>. An upper limit level in the range of the frequency to detect is set by *[OFDMX0]* <OFDMX0>.

- When the measuring object is f_c .

[OFDMON] is set as “1” and the measuring object is used as the high-speed clock (f_c). A lower limit level in the range of the frequency to detect is set by *[OFDMN1]* <OFDMN1>. An upper limit level in the range of the frequency to detect is set by *[OFDMX1]* <OFDMX1>.

Permission/prohibition of reset generating is set up by *[OFDRST]*. The operation will be started if “0xE4” is written in *[OFDCR2]*.

In order to prevent erroneous write, please set “0x06” as *[OFDCR1]* after the setup of all the registers, and forbid the writing. Moreover, after the operation has stopped, please make the change of the setup.

3.2. Detection Frequency

There are detected frequency ranges and undetected frequency ranges in the frequency detection function depending on the oscillation accuracy of the reference clock. The frequency detection is not ensured in the range between the detected frequency and undetected frequency.

The maximum and the minimum detection frequencies are calculated with the target clock frequency, the reference clock frequency, and their frequency deviations.

The maximum values and the minimum values of the detected range and the undetected range depend on the round-up and round-down of the frequency values as follows. The round-up or round-down of <OFDMX0/1> and <OFDMN0/1> should be selected according to the deviation of the target clock frequency.

- <OFDMX1> is rounded up and <OFDMN1> is rounded down: At the time of f_c selection
To the detection object clock, the maximum of the non-detecting range becomes high and the minimum of the non-detecting range becomes low.
- <OFDMX1> is rounded down and <OFDMN1> is rounded up: At the time of f_c selection
To the detection object clock, the maximum of the non-detecting range becomes low and the minimum of the non-detecting range becomes high.

(In the case of f_c selection)

The detection frequency range is shown in the Figure 3.1 detection frequency range.




Figure 3.1 Example of detection frequency range (in case of 10MHz)

When the deviation of the reference clock frequency is $\pm 10\%$ and the deviation of the target clock frequency is $\pm 1\%$ (Undetected area), the setting values of $[OFDMN1]<OFDMN1>$ and $[OFDMX1]<OFDMX1>$ are calculated as follows. In this example, $<OFDMX1>$ is rounded up and $<OFDMN1>$ is rounded down.

Table 3.1 Clock examples

Detection Target Clock	10MHz $\pm 1\%$	Max 10.1 MHz	----- e
		Min 9.9 MHz	----- f
Reference Clock	10MHz $\pm 10\%$	Max 11.0 MHz	----- g
		Min 9.0 MHz	----- h

• Calculating formula

$$\begin{aligned} \text{Register set point} &= (\text{Detective target clock frequency} / 4) / (\text{Standard clock frequency} / 256) \\ &= (\text{Detective target clock frequency} / \text{Standard clock frequency}) \times 64 \end{aligned}$$

Note: The above is the example from which dividing of the reference clock is 256 dividing.
The numerical value of dividing changes with products. For detail, refer to the "Product Information" of Reference manual.

The preset value is calculated as follows by the formula.

$$\begin{aligned} <OFDMX1> \text{ value} &= e \div h \times 64 = 71.82 = 72 \text{ (Decimal fraction is rounded up)} = 0x48 \\ <OFDMN1> \text{ value} &= f \div g \times 64 = 57.6 = 57 \text{ (Decimal fraction is rounded down)} = 0x39 \end{aligned}$$

Then the range of the detected area is defined as follows:

$$\begin{aligned} a &= h \times <OFDMN1> \div 64 = 8.01 \text{ (round-down)} \\ d &= g \times <OFDMX1> \div 64 = 12.38 \text{ (round-up)} \end{aligned}$$

The range of the undetected area is defined as follows:

$$\begin{aligned} b &= g \times <OFDMN1> \div 64 = 9.80 \text{ (round-up)} \\ c &= h \times <OFDMX1> \div 64 = 10.12 \text{ (round-down)} \end{aligned}$$

That is, $<OFDMX1>$ and $<OFDMN1>$ are set to 0x48 and 0x39, respectively. Then, the frequency detection reset is generated when the frequency of 12.38 MHz or more, and 8.01 MHz or less is detected. And if the frequency of 9.80 MHz to 10.12 MHz is detected, the frequency detection reset is not generated.

3.3. Detection start timing

The time for two periods of detective periods is necessary from operation start to a detective start. During detective operation, it is $[OFDSTAT]$ I can confirm it in $<OFDBUSY>$.

3.4. Detection

The time for the two cycles of the detection cycle is required after OFD detects the abnormalities until it generates reset. If a reset occurs, OFD will be initialized and will stop.

Note: There are multiple causes of the reset. The reset factor can be checked with the exception/interrupt register $[RLMRSTFLG1]$. For the $[RLMRSTFLG1]$ register, refer to an exception chapter in the reference manual system.

3.5. Available operation Mode of MCU

The frequency detection circuit is available only in the NORMAL mode and the IDLE mode. When the transition to the other mode is done, the frequency detection circuit should be stopped.

3.6. External high speed oscillation clock detection

In changing a system clock into an external high speed oscillation clock (EHOSC), please check an oscillation state by a monitoring function, and set *[OFDMON]* <OFDMON> as "0". At this time, disable reset generation and monitor the oscillation condition by *[OFDSTAT]*<FRQERR>. Since the *[OFDSTAT]*<OFDBUSY> changes to operating until the state of *[OFDSTAT]*<FRQERR> changes valid, time length as two cycles of detecting clock is needed.

4. Registers

4.1. List of Registers

The control registers and their addresses are shown in the following table.

Peripheral function	Function name	Channel/Unit	Base address		
			TYPE 1	TYPE 2	TYPE 3
Oscillation Frequency Detector	OFD	-	0x400F1000	0x400E4000	0x40084000

Note: The Channel/Unit and Base address type are different by products. Please refer to "Products Information" of the reference manual for the details.

Register Name		Base Address (Base+)
Frequency Detection Control Register 1	<i>[OFDCR1]</i>	0x0000
Frequency Detection Control Register 2	<i>[OFDCR2]</i>	0x0004
Minimum Detection Frequency Setting Register 0 (EHOSC)	<i>[OFDMN0]</i>	0x0008
Minimum Detection Frequency Setting Register 1 (fc)	<i>[OFDMN1]</i>	0x000C
Maximum Detection Frequency Setting Register 0 (EHOSC)	<i>[OFDMX0]</i>	0x0010
Maximum Detection Frequency Setting Register 1 (fc)	<i>[OFDMX1]</i>	0x0014
Reset Control Register	<i>[OFDRST]</i>	0x0018
Status Register	<i>[OFDSTAT]</i>	0x001C
Detection Target Clock 1 Monitor Setting Register	<i>[OFDMON]</i>	0x0020

4.2. [OFDCR1] (Frequency Detection Control Register 1)

Bit	Bit Symbol	After Reset	Type	Function
31:8	-	0	R	Read as 0.
7:0	OFDWEN[7:0]	0x06	R/W	Register write control 0x06: Disabled. 0xF9: Enabled. When "0xF9" is set, the registers other than [OFDCR1] can be written. If a value other than "0x06" and "0xF9" is written, "0x06" is written. Each register can be read even though the register write is disabled.

4.3. [OFDMON] (Detection Target Clock 1 Monitor Setting Register)

Bit	Bit Symbol	After Reset	Type	Function
31:1	-	0	R	Read as 0.
0	OFDMON	1	R/W	Detection target clock selection 0: fEHOSC 1: fc

Note: This register cannot be written when the frequency detection is enabled.

4.4. [OFDMN0] (Minimum Detection Frequency Setting Register 0 (EHOSC))

Bit	Bit Symbol	After Reset	Type	Function
31:12	-	0	R	Read as 0.
11:0	OFDMN0[11:0]	0x000	R/W	The lower limit value of the detection frequency is set. (fEHOSC)

Note: This register cannot be written when the frequency detection is enabled.

4.5. [OFDMN1] (Minimum Detection Frequency Setting Register 1 (fc))

Bit	Bit Symbol	After Reset	Type	Function
31:12	-	0	R	Read as 0.
11:0	OFDMN1[11:0]	0x000	R/W	The lower limit value of the detection frequency is set. (fc)

Note: This register cannot be written when the frequency detection is enabled.

4.6. [OFDMX0] (Maximum Detection Frequency Setting Register 0 (EHOSC))

Bit	Bit Symbol	After Reset	Type	Function
31:12	-	0	R	Read as 0.
11:0	OFDMX0[11:0]	0x000	R/W	The upper limit value of the detection frequency is set. (fEHOSC)

Note: This register cannot be written when the frequency detection is enabled.

4.7. [OFDMX1] (Maximum Detection Frequency Setting Register 1 (fc))

Bit	Bit Symbol	After Reset	Type	Function
31:12	-	0	R	Read as 0.
11:0	OFDMX1[11:0]	0x000	R/W	The upper limit value of the detection frequency is set. (fc)

Note: This register cannot be written when the frequency detection is enabled.

4.8. [OFDRST] (Reset Control Register)

Bit	Bit Symbol	After Reset	Type	Function
31:1	-	0	R	Read as 0.
0	OFDRSTEN	1	R/W	Reset generation control (OFDRSTOUT) 0: Disabled. 1: Enabled.

Note: This register cannot be written when the frequency detection is enabled.

4.9. [OFDCR2] (Frequency Detection Control Register 2)

Bit	Bit Symbol	After Reset	Type	Function
31:8	-	0	R	Read as 0.
7:0	OFDEN[7:0]	0x00	R/W	Frequency detection control 0x00: Disabled. 0xE4: Enabled. Writing a value except "0x00" or "0xE4" is invalid and a value will not be changed.

4.10. [OFDSTAT] (Status Register)

Bit	Bit Symbol	After Reset	Type	Function
31:2	-	0	R	Read as 0.
1	OFDBUSY	0	R	OFD operation status 0: Stop. 1: Operating.
0	FRQERR	0	R	Error detecting flag 0: No Error 1: Error

5. Usage Example

The operation procedure of the frequency detection circuit is as follows:

When a reset is asserted, the cause of the reset should be checked in the *[RLMRSTFLG1]* register. If the cause is not the frequency detection reset, the external oscillation should be enabled, the register settings should be done to use the frequency detection circuit, and its operation should be enabled. And the reset output of OFD should be disabled.

After the detection starts, the abnormality detection flag in the *[OFDSTAT]* register should be checked. If any abnormalities are not present, the clock should be changed to the external oscillation clock.




Figure 5.1 Example of operational procedure

6. Revision History

Table 6.1 Revision History

Revision	Date	Description
1.0	2017-09-08	First release
1.1	2018-03-09	1. Outlines Added (Note) in Standard clock 3.2 Detection Frequency Added note on Table 3.1 Corrected: "<OFDM1>"->" <OFDMN1>" 4.1. List of Registers Added: Base address (TYPE 3)

RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- **PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE").** Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. **IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT.** For details, please contact your TOSHIBA sales representative.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- **ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.**
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. **TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.**