Contents

Preface ................................................................................................................................................................. 4

Related documents .................................................................................................................................................. 4

Conventions .......................................................................................................................................................... 5

Terms and Abbreviations ..................................................................................................................................... 7

1. Outline.............................................................................................................................................................. 8

2. Function and Operation ................................................................................................................................ 9

  2.1. Cold reset ........................................................................................................................................................... 9
    2.1.1. Reset by a Power On Reset Circuit (without using a RESET_N pin) ................................................................. 9
    2.1.2. Reset by a RESET_N pin .................................................................................................................................. 10
    2.1.3. Reset by LVD ..................................................................................................................................................... 12

  2.2. Warm reset ...................................................................................................................................................... 13
    2.2.1. Warm reset by RESET_N pin ................................................................................................................................ 13
    2.2.2. Warm reset by internal reset ................................................................................................................................ 13

  2.3. Reset by STOP2 mode release .......................................................................................................................... 14

  2.4. Starting in reset and single boot mode ........................................................................................................... 14

  2.5. Power On Reset Circuit ................................................................................................................................... 16
    2.5.1. Operation at the time of a power supply ............................................................................................................. 16
    2.5.2. Operation at the time of turn off ........................................................................................................................ 16

  2.6. About turn on power supply after turn off ...................................................................................................... 17

  2.7. After reset release ............................................................................................................................................. 17
    2.7.1. A reset factor and the reset range ...................................................................................................................... 18

3. Revision history .................................................................................................................................................. 19

RESTRICTIONS ON PRODUCT USE.................................................................................................................... 20
List of Figures

Figure 2.1  The reset operation by a Power On Reset Circuit ................................................................. 9
Figure 2.2  Reset operation by a RESET_N pin (1) .............................................................................. 10
Figure 2.3  Reset operation by a RESET_N pin (2) .............................................................................. 11
Figure 2.4  The reset operation by LVD reset ...................................................................................... 12
Figure 2.5  Warm reset action .............................................................................................................. 13
Figure 2.6  Starting in power supply is on and single boot mode ......................................................... 14
Figure 2.7  Starting in the single boot mode when power supply is stable ........................................... 15
Figure 2.8  Power On Reset Circuit .................................................................................................... 16

List of Tables

Table 2.1  A reset factor and the range initialized .................................................................................. 18
Table 3.1  Revision history .................................................................................................................. 19
**Preface**

**Related documents**

<table>
<thead>
<tr>
<th>Document name</th>
</tr>
</thead>
<tbody>
<tr>
<td>The datasheet of each product (Electrical Characteristics)</td>
</tr>
<tr>
<td>Exception</td>
</tr>
<tr>
<td>Clock Control and Operation Mode</td>
</tr>
<tr>
<td>Oscillation Frequency Detector</td>
</tr>
<tr>
<td>Voltage Detection Circuit</td>
</tr>
<tr>
<td>Clock Selective Watchdog Timer</td>
</tr>
<tr>
<td>Flash Memory</td>
</tr>
</tbody>
</table>
Conventions

- Numeric formats follow the rules as shown below:
  
  Hexadecimal:  0xABC
  Decimal:      123 or 0d123 – Only when it needs to be explicitly shown that they are decimal numbers.
  Binary:       0b111 – It is possible to omit the "0b" when the number of bit can be distinctly
                  understood from a sentence.

- "_N" is added to the end of signal names to indicate low active signals.

- It is called "assert" that a signal moves to its active level, "deassert" to its inactive level.

- When two or more signal names are referred, they are described like as [m: n].
  Example:  S[3: 0]  shows four signal names S3, S2, S1 and S0 together.

- The characters surrounded by [ ] defines the register.
  Example:   [ABCD]

- "n" substitutes suffix number of two or more same kind of registers, fields, and bit names.
  Example:   [XYZ1], [XYZ2], [XYZ3] -> [XYZn]

- "x" substitutes suffix number or character of units and channels in the Register List.
  In case of unit, "x" means A, B, and C ...
  Example:   [ADACR0], [ADBCR0], [ADCCR0] -> [ADxCR0]
  In case of channel, "x" means 0, 1, and 2 ...
  Example:   [T32A0RUNA], [T32A1RUNA], [T32A2RUNA] -> [T32AxRUNA]

- The bit range of a register is written like as [m: n].
  Example:  Bit[3: 0] expresses the range of bit 3 to 0.

- The configuration value of a register is expressed by either the hexadecimal number or the binary number.
  Example:   [ABCD]<EFG> =0x01 (hexadecimal), [XYZn]<VW> =1 (binary)

- Word and Byte represent the following bit length.
  Byte:       8 bits
  Half word:  16 bits
  Word:       32 bits
  Double word: 64 bits

- Properties of each bit in a register are expressed as follows:
  R:           Read only
  W:           Write only
  R/W:         Read and Write are possible

- Unless otherwise specified, register access supports only word access.

- The register defined as reserved must not be rewritten. Moreover, do not use the read value.

- The value read from the bit having default value of ".-" is unknown.

- When a register containing both of writable bits and read-only bits is written, read-only bits should be
  written with their default value, In the cases that default is ".-", follow the definition of each register.

- Reserved bits of the Write-only register should be written with their default value.
  In the cases that default is ".-", follow the definition of each register.

- Do not use read-modified-write processing to the register of a definition which is different by writing and
  read out.
The Flash memory uses the Super Flash® technology under the license of Silicon Storage Technology, Inc. Super Flash® is registered trademark of Silicon Storage Technology, Inc.

All other company names, product names, and service names mentioned herein may be trademarks of their respective companies.
Terms and Abbreviations

Some of abbreviations used in this document are as follows:

LVD  Voltage Detection Circuit
OFD  Oscillation Frequency Detector
POR  Power On Reset Circuit
SIWDT Clock Selective Watchdog Timer
1. Outline

This section describe how to turn on power supply, a Power On Reset, and assert/deassert reset.

<table>
<thead>
<tr>
<th>Function classification</th>
<th>Factor</th>
<th>Functional Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cold reset</td>
<td>Power On Reset</td>
<td>Reset which occurs at the time of a power supply turning on or turning off.</td>
</tr>
<tr>
<td></td>
<td>LVD reset</td>
<td>Reset which occurs below on the set-up voltage</td>
</tr>
<tr>
<td></td>
<td>Reset pin</td>
<td>Reset by a RESET_N pin</td>
</tr>
<tr>
<td>Worm reset</td>
<td>Internal reset</td>
<td>Reset by SIWDT, OFD, LVD, LOCKUP, and &lt;SYSRESETREQ&gt;</td>
</tr>
<tr>
<td></td>
<td>Reset pin</td>
<td>Reset by a RESET_N pin</td>
</tr>
<tr>
<td>Reset by STOP2 mode release</td>
<td>Interruption</td>
<td>Reset which is performed to Main Power Domain during return operation from the STOP2 mode. (STOP2REQ)</td>
</tr>
<tr>
<td></td>
<td>Reset pin</td>
<td>Reset by a RESET_N pin</td>
</tr>
</tbody>
</table>
2. Function and Operation

Note: Refer to the "Electrical Characteristics" of a datasheet for the time and voltage of description of the symbol in a figure.

2.1. Cold reset

When turn on a power supply, the stabilization times for the built-in regulator, the built-in Flash memory, and the built-in high speed oscillator are necessary. The TXZ family automatically insert a wait time for the stabilization of these circuits.

2.1.1. Reset by a Power On Reset Circuit (without using a RESET_N pin)

After a supply voltage exceeds the release voltage of a Power On Reset (POR), internal reset is deasserted after "Internal initialization time" is elapsed. Please increase a supply voltage goes up into an operating voltage range before "Internal initialization time" is elapsed. The CPU operates after internal reset is released.

After a supply voltage exceeds the release voltage of a Power On Reset (POR), LVD continue to output reset to exceeds LVD release voltage. And internal reset gives priority during the time of "Internal initialization time". When rising time of a supply voltage beyond "Internal initialization time", please refer to "2.1.3. Reset by LVD".

For example, if the operating voltage of a circuit board is more than 2.7V, after Power On Reset released increase a supply voltage to 2.7V before "Internal initialization time" is elapsed. And if the operating voltage of a circuit board is more than 4.5V, after Power On Reset released increase a supply voltage to 4.5V before "Internal initialization time" is elapsed.

![Figure 2.1 The reset operation by a Power On Reset Circuit](image)

Note: When you use only a Power On Reset Circuit without RESET_N pin, the RESET_N pin should input "High" level or opened.
2.1.2. Reset by a RESET_N pin

When turn on a power supply, it can control the timing of reset release by using RESET_N pin.

After a supply voltage exceeds the release voltage of a Power On Reset and even after "Internal initialization time" elapsed and RESET_N pin is still "Low", internal reset is extended. After a supply voltage goes up into an operating voltage range and a RESET_N pin becomes "High", Internal reset is deasserted after "CPU operation latency time" elapses.

---

![Figure 2.2  Reset operation by a RESET_N pin (1)](image-url)
In case of RESET_N pin input change from "Low" to "High" before "Internal initialization time" elapses, internal reset signal is released after "Internal initialization time" elapses. Please goes up a supply voltage into an operating voltage range before "Internal initialization time" elapses. The CPU operates after internal reset release.

Figure 2.3  Reset operation by a RESET_N pin (2)
### 2.1.3. Reset by LVD

When the power supply voltage has not exceeded the LVD release voltage even after "Internal initialization time" elapses, LVD generates the reset signal and the reset state continues. After the power supply voltage exceeds the LVD release voltage and "LVD detection release time"+"CPU operation wait time" elapses, the internal reset is deasserted. And CPU starts operating. Refer to Reference Manual "Voltage detection circuit" for detail of LVD.

\[
\text{DVDD5=DVDD5A=DVDD5B=DVDD5C=AVDD5}
\]

---

**Figure 2.4** The reset operation by LVD reset
2.2. Warm reset

2.2.1. Warm reset by RESET_N pin

When resetting with the RESET_N pin, set the RESET_N pin to "Low" for at least 17.2μs or more while the power supply voltage is within the operating range.

When the "Low" period of a RESET_N pin is longer than "Internal processing time", after a RESET_N pin changes to "High", Internal reset is released after "CPU operation latency time" elapsed.

When the "Low" period of a RESET_N pin is shorter than "Internal processing time", after internal reset is extended and from a RESET_N pin changes "Low", Internal reset is release after "Internal processing time"+"CPU operation latency time" has elapsed, internal reset will be released.

\[
\text{DVDD5}=\text{DVDD5A}=\text{DVDD5B}=\text{DVDD5C}=\text{AVDD5}
\]

\[
\begin{align*}
\text{DVDD5} & \quad \text{Operation Voltage range} \\
\end{align*}
\]

**Figure 2.5  Warm reset action**

2.2.2. Warm reset by internal reset

In case of reset asserted by internal factors, such as SIWDT, OFD, LVD, LOCKUP, and <SYSRESETREQ>, Internal reset is released after "Internal processing time"+"CPU operation latency time" elapsed.
2.3. Reset by STOP2 mode release

When RESET_N pin changed "Low" during STOP2 mode, STOP2 released. The power supply is turned on and assert reset to Main Power Domain. After RESET_N pin changes to "High", start operate in NORMAL mode. At that time, condition of CPU is as same as cold reset except [RLMLOSCCR], [RLMRSTFLG0], [RLMRSTFLG1].

When asserted interrupt request during STOP2 mode, also STOP2 released. The power supply is turned on and assert reset to Main Power Domain in the sequence of releasing STOP2 mode. Refer to the reference manual "Clock Control and Operation Mode" for the operation at the time of STOP2 release.

2.4. Starting in reset and single boot mode

When "Low" is inputted to a BOOT_N pin, reset release, "single boot mode" will be started.

When turn on power supply, the time of input "Low" to the RESET_N pin longer than "Internal initialization time". And deassert RESET_N pin to "High", after a supply voltage goes up into an operating voltage range.

Refer to the reference manual "Flash Memory" for the details of "single boot mode".

![Figure 2.6 Starting in power supply is on and single boot mode](image-url)
When the supply voltage is stable within an operating voltage range, input "Low" to RESET_N pin for reset longer than "Internal processing time", during inputted "Low" to the BOOT_N pin. And deassert RESET_N pin to "High"

\[
\text{DVDD5=DVDD5A=DVDD5B=DVDD5C=AVDD5}
\]

**Figure 2.7** Starting in the single boot mode when power supply is stable
2.5. Power On Reset Circuit

The Power On Reset Circuit (POR) generates a reset signal when the power is turned on or turned off.

Note: The Power On Reset Circuit may not operate correctly due to the fluctuation of the power supply. Equipment should be designed with full consideration of the electric characteristics.

The Power On Reset Circuit consists of a Detection voltage generation circuit, a Reference voltage generation circuit, and a Comparator.

The supply voltage has referred to DVDD5 (=DVDD5A=DVDD5B=DVDD5C).

![Power On Reset Circuit Diagram]

Figure 2.8 Power On Reset Circuit

2.5.1. Operation at the time of a power supply

When turn on power supply, while the power supply voltage is lower than Power On Reset Circuit release voltage (VREL), the Power On Reset detection signal is generated. Refer to "Figure 2.1 The reset operation by a Power On Reset Circuit" for detail.

While the Power On Reset signal is generated, the reset is asserted to the CPU and the peripherals.

2.5.2. Operation at the time of turn off

When turn off power supply or when the power supply voltage is lower than Power On Reset detection voltage(VDET), the Power On Reset detection signal is generated.

While the Power On Reset signal is generated, the reset is asserted to the CPU and the peripherals.
2.6. About turn on power supply after turn off

(1) When using external reset circuit or internal LVD reset output

When the power supply is turned off and the power supply voltage drops below the operation guaranteed voltage, reset is performed with an external reset circuit or built-in LVD (when the voltage is less than the set voltage). After that, from the state where the reset is applied, please follow the same constraints as when turning on the power and turned on the power supply voltage.

(2) When not using external reset circuit and internal LVD reset output

When the power supply is turned off and the power supply voltage drops below the operation guaranteed voltage, be sure to lower the power supply voltage below the Power On Reset detection voltage ($V_{PDET}$) and hold it for 200μs or more. After that, please follow the same constraints as when turning on the power and turned on the power supply voltage.

When the power supply voltage drops below the Power On Reset detection voltage ($V_{PDET}$) and cannot be held for 200μs or more, or when the same constraints as at power on cannot keep, the CPU may not operate properly.

2.7. After reset release

All of the control register of the Cortex®-M3 core and the peripheral function control register (SFR) are initialized by reset. But depend on the reset factor, initialized range is different.

Please refer to "Table 2.1 A reset factor and the range initialized" for the initialized range by every reset factor.

The reset factor when reset occurs can be check by a reset flag register which are [RLMRSTFLG0] and [RLMRSTFLG1]. For detail of [RLMRSTFLG0] and [RLMRSTFLG1], please refer to the reference manual "Exception".

After reset is released, CPU starts operation by a clock of internal high speed oscillator 1(IHOSC1). External clock and PLL multiple circuit should be set if necessary.
2.7.1. A reset factor and the reset range

A reset factor and the range initialized is shown in Table 2.1.

<table>
<thead>
<tr>
<th>Registers and Peripheral function</th>
<th>STOP2 mode Release</th>
<th>Cold Reset</th>
<th>Warm reset (Note1)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Interrupt factor</td>
<td>Reset Pin (Note1)</td>
<td>POR (Note1)</td>
</tr>
<tr>
<td>Reset signal name</td>
<td>STOP2 REQ</td>
<td>RESET_N pin</td>
<td>PORHV</td>
</tr>
<tr>
<td>RTC</td>
<td>[RTCSECR]</td>
<td>[RTCMINR]</td>
<td>[RTCBOURR]</td>
</tr>
<tr>
<td></td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>Except the above</td>
<td>-</td>
<td>✓</td>
</tr>
<tr>
<td>Low speed oscillation Power control Reset flag</td>
<td>[RLMSHDTDNOP]</td>
<td>[RLMPROTECT]</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>[RLMLOSCCR]</td>
<td>[RLMRSTFLG0]</td>
<td>[RLMRSTFLG1]</td>
</tr>
<tr>
<td>Interruption Control</td>
<td>[IAIMCxx]</td>
<td>[IANTIC00]</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>[IBIMCxxx]</td>
<td>[IBNIC00]</td>
<td>✓</td>
</tr>
<tr>
<td>FLASH</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Port</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>OFD</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>LVD</td>
<td>-</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Debugging interface</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Except the above</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
</tbody>
</table>

✓: It is initialized.
-: It is not initialized.

Note1: When reset is performed, the data of built-in RAM will not be guaranteed.
Note2: [RTCPAGER]<ENATMR><ENAALM> are not initialized. Other symbols are initialized.
# 3. Revision history

<table>
<thead>
<tr>
<th>Revision</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>2017-09-05</td>
<td>First release</td>
</tr>
</tbody>
</table>
| 1.1      | 2018-07-09 | - Corrected group name "M3H Group (1)" to "TMPM 3H Group"
- Corrected chapter name "Prologue" to "Preface".
- Corrected "A related reference manual" to "Related documents"
- Corrected chapter name "Abbreviation" to "Terms and Abbreviations".
- Corrected "A part of abbreviation currently used ---- indicated." to "Some of abbreviations used in ---- as follows."
- Corrected SWDT abbreviation "Selectable clock Watch dog timer" to "Clock Selective Watchdog Time".
- 1.: Deleted of "Table 1.1 Functional outline".
- 2.1 Cold reset Modified high-speed to high speed
- 2.1.1.: Corrected the power supply name in Figure 2.1 "DVDD5A = DVDD5B = DVDDSC = AVDD5" to "DVDD5 = DVDD5A = DVDD5B = DVDDSC = AVDD5".
- 2.1.3.: Corrected to "the internal initialization time" to "Internal initialization time".
- 2.5.2.: Corrected to "Reset detection voltage" to "Reset detection voltage(VPDET)".
- 2.6: Correction of description content
- 2.7.1: Corrected the register name in Table 2.1 "[IAIMCxxx]" to "[IAIMCxx]", "[IANICxx]" to "[IANIC00]", "[IBNICxx]" to "[IBNIC00]"
- 2.2.1. Figure 2.5 "tPRST" to "tIRST"
- 2.4 "(a RESET_N pin "Low" to "High") " deleted, Figure 2.7 "tPRST" to "tIRST"
- 2.6: "the MCU may not" to "the CPU may not"
- 2.7: "the internal core" to "the Cortex®-M3 core", "TXZ-MCU" to "CPU", "Internal High Speed Oscillator1" to "Internal high speed oscillator 1"
- 2.7.1. Table 2.1 Added [RTCPAGER]<ENATMR><ENAALM>(Note2) at RTC, Added "(Note1) " at "Warm reset", "POR", "Reset Pin", Note: "Note1; Added Note2: [RTCPAGER]<ENATMR><ENAALM> are not initialized. Other symbols are initialized.
| 1.2      | 2019-07-19 | - 2.2.1. Figure 2.5 "tPRST" to "tIRST"
- 2.4 "(a RESET_N pin "Low" to "High") " deleted, Figure 2.7 "tPRST" to "tIRST"
- 2.6: "the MCU may not" to "the CPU may not"
- 2.7: "the internal core" to "the Cortex®-M3 core", "TXZ-MCU" to "CPU", "Internal High Speed Oscillator1" to "Internal high speed oscillator 1"
- 2.7.1. Table 2.1 Added [RTCPAGER]<ENATMR><ENAALM>(Note2) at RTC, Added "(Note1) " at "Warm reset", "POR", "Reset Pin", Note: "Note1; Added Note2: [RTCPAGER]<ENATMR><ENAALM> are not initialized. Other symbols are initialized.
RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA".

Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.

- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.

- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.

- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative or contact us via our website.

- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.

- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.

- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.

- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.

- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.

- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.