

32-bit RISC Microcontroller
TMPM3H Group(2)
Reference Manual
Clock Control and Operation Mode
(CG-M3H(2)-D)

Revision3.1

2019-09

TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION

Contents

Preface	5
Related document.....	5
Conventions	6
Terms and Abbreviations	8
1. Outlines	9
2. Clock control	10
2.1. Clock type	10
2.2. The initial value by a reset action	10
2.3. Clock System diagram	11
2.4. Warming up function	12
2.4.1. The warming up counter for a high speed oscillation.....	12
2.4.2. The warming up counter for a low speed oscillation.....	13
2.4.3. The directions for a warming up timer	13
2.5. Clock multiplying circuit (PLL) for fsys	14
2.5.1. A PLL setup after reset release	14
2.5.2. The formula and the example of a setting of a PLL multiplication value	14
2.5.3. Change of the PLL multiplication value under operation	15
2.5.4. PLL operation start / stop / switching procedure.....	16
2.5.4.1. fc setup (PLL stop >>> PLL start).....	16
2.5.4.2. fc setup (PLL operating >>> PLL stop).....	16
2.6. System clock.....	17
2.6.1. The setting method of a system clock	17
2.6.1.1. f _{OSC} setup (internal oscillation >>> external oscillation)	17
2.6.1.2. f _{OSC} setup (internal oscillation >>> external clock input)	18
2.6.1.3. f _{OSC} setup (an external oscillation / external clock input >>> internal oscillation)	18
2.7. Clock supply setting function	19
2.8. The output function of a clock in the terminal	19
2.9. Prescaler clock.....	19
3. Operation mode	20
3.1. Details of an Operation mode	20
3.1.1. The feature in each mode.....	20
3.1.2. Low Power Consumption mode.....	21
3.1.3. Selection of a Low Power Consumption mode	21
3.1.4. The peripheral function state in a Low Power Consumption mode.....	22
3.2. Mode State Transition.....	24
3.2.1. IDLE mode transition flow.....	24
3.2.2. STOP1 mode transition flow	25
3.2.3. STOP2 mode transition flow	25
3.3. The return operation from a Low Power Consumption mode.....	26
3.3.1. The release source of a Low Power Consumption mode	26
3.3.2. Warming up at the release of Low Power Consumption mode	28

3.3.3. The restart operation from the STOP2 mode	29
3.4. Clock operation by mode transition	30
3.4.1. NORMAL >>> IDLE >>> NORMAL Operation mode transition	30
3.4.2. NORMAL >>> STOP1 >>> NORMAL Operation mode transition.....	30
3.4.3. NORMAL >>> STOP2 >>> RESET >>> NORMAL Operation mode transition	31
4. Explanation of a register	32
4.1. Register list	32
4.2. Register description	33
4.2.1. [CGPROTECT] (CG write protection register)	33
4.2.2. [CGOSCCR] (Oscillation control register).....	33
4.2.3. [CGSYSCR] (System clock control register).....	34
4.2.4. [CGSTBYCR] (Standby control register)	35
4.2.5. [CGSCOCR] (SCOUT Output control register).....	35
4.2.6. [CGPLL0SEL] (PLL selection register for fsys).....	36
4.2.7. [CGWUPHCR] (High speed oscillation warming up register)	36
4.2.8. [CGWUPLCR] (Low speed oscillation warming up register).....	37
4.2.9. [CGFSYSENA] (Clock supply and stop register A for fsys)	38
4.2.10. [CGFSYSENB] (Clock supply and stop register B for fsys)	40
4.2.11. [CGFCEN] (Clock supply and stop register for fc)	42
4.2.12. [CGSPCLKEN] (Clock supply and stop register for ADC and Debug circuit).....	42
4.2.13. [RLMLOSCCR] (Low speed oscillation control register)	42
4.2.14. [RLMSHTDNOP] (Power supply cut off control register)	42
4.2.15. [RLMPROTECT] (RLM write protection register).....	43
5. Information according to product	44
5.1. [CGFSYSENA].....	44
5.2. [CGFSYSENB].....	45
6. Revision history.....	46
RESTRICTIONS ON PRODUCT USE.....	47

List of figures

Figure 2.1	Clock system diagram.....	11
Figure 3.1	Mode State Transition.....	24
Figure 3.2	STOP2 mode restart operation flow	29
Figure 3.3	NORMAL >>> STOP1 >>> NORMAL Operation mode transition	30
Figure 3.4	NORMAL>>> STOP2 >>> RESET >>> NORMAL Operation mode transition.....	31

List of tables

Table 2.1	Details of a $[CGPLL0SEL]<PLL0SET[23:0]>$ setup.....	14
Table 2.2	PLL correction (example).....	15
Table 2.3	PLL0SET set point (example).....	15
Table 2.4	The example of operation frequency (unit: MHz)	17
Table 2.5	List of Use propriety in each Operation mode	19
Table 3.1	Low Power Consumption mode selection.....	21
Table 3.2	Block operation status in each Low Power Consumption mode	22
Table 3.3	Release source list.....	26
Table 3.4	Warming up.....	28
Table 5.1	Allocation of $[CGFSYSENA]$ by product	44
Table 5.2	Allocation of $[CGFSYSENB]$ by product	45
Table 6.1	Revision history	46

Preface

Related document

Document name
Exception
Power Supply and Reset Operation

Conventions

- Numeric formats follow the rules as shown below:
 - Hexadecimal: 0xABC
 - Decimal: 123 or 0d123 – Only when it needs to be explicitly shown that they are decimal numbers.
 - Binary: 0b111 – It is possible to omit the “0b” when the number of bit can be distinctly understood from a sentence.
- “_N” is added to the end of signal names to indicate low active signals.
- It is called “assert” that a signal moves to its active level, “deassert” to its inactive level.
- When two or more signal names are referred, they are described like as [m: n].
 - Example: S[3: 0] shows four signal names S3, S2, S1 and S0 together.
- The characters surrounded by [] defines the register.
 - Example: [ABCD]
- “n” substitutes suffix number of two or more same kind of registers, fields, and bit names.
 - Example: [XYZ1], [XYZ2], [XYZ3] → [XYZn]
- “x” substitutes suffix number or character of units and channels in the Register List.
 - In case of unit, “x” means A, B, and C ...
 - Example: [ADACR0], [ADBCR0], [ADCCR0] → [ADxCR0]
 - In case of channel, “x” means 0, 1, and 2...
 - Example: [T32A0RUNA], [T32A1RUNA], [T32A2RUNA] → [T32AxRUNA]
- The bit range of a register is written like as [m: n].
 - Example: Bit[3: 0] expresses the range of bit 3 to 0.
- The configuration value of a register is expressed by either the hexadecimal number or the binary number.
 - Example: [ABCD]<EFG> = 0x01 (hexadecimal), [XYZn]<VW> = 1 (binary)
- Word and Byte represent the following bit length.
 - Byte: 8 bits
 - Half word: 16 bits
 - Word: 32 bits
 - Double word: 64 bits
- Properties of each bit in a register are expressed as follows:
 - R: Read only
 - W: Write only
 - R/W: Read and Write are possible
- Unless otherwise specified, register access supports only word access.
- The register defined as reserved must not be rewritten. Moreover, do not use the read value.
- The value read from the bit having default value of “-” is unknown.
- When a register containing both of writable bits and read-only bits is written, read-only bits should be written with their default value, In the cases that default is “-“, follow the definition of each register.
- Reserved bits of the Write-only register should be written with their default value. In the cases that default is “-“, follow the definition of each register.
- Do not use read-modified-write processing to the register of a definition which is different by writing and read out.

Arm, Cortex and Thumb are registered trademarks of Arm Limited (or its subsidiaries) in the US
and/or elsewhere. All rights reserved.



The flash memory uses the SuperFlash® technology under license from Silicon Storage Technology, Inc.
SuperFlash® is registered trademark of Silicon Storage Technology, Inc.

All other company names, product names, and service names mentioned herein may be trademarks of their respective companies.

Terms and Abbreviations

Some of abbreviations used in this document are as follows:

ADC	Analog to Digital Converter
A-ENC	Advanced Encoder input Circuit
A-PMD	Advanced Programmable Motor Control Circuit
CG	Clock Control and Operation Mode
COMP	Comparator
CRC	Cyclic Redundancy Check
DAC	Digital to Analog Converter
DMAC	Direct Memory Access Controller
DNF	Digital Noise Filter
ELOSC	External Low speed Oscillator
EHOSC	External High speed Oscillator
fsys	frequency of SYSTEM Clock
IHOSC	Internal High speed Oscillator
IA	Interrupt control register A
INT	Interrupt
I ² C	Inter-Integrated Circuit
I ² CS	I ² C wake up circuit from Stand-by mode
LVD	Voltage Detection Circuit
NMI	Non-Maskable Interrupt
OFD	Oscillation Frequency Detector
POR	Power On Reset Circuit
RMC	Remote Control signal preprocessor
RLM	Reset LOSC<Low power> Manager
SCOUT	Source Clock Output
SIWDT	Clock Selective Watchdog Timer
TPIU	Trace Port Interface Unit
TRGSEL	Trigger Selection Circuit
TSPI	Toshiba Serial Peripheral Interface
T32A	32-bit Timer Event Counter
UART	Universal Asynchronous Receiver Transmitter

1. Outlines

The clock/mode control block can select a clock gear or prescaler clock and set the warm up of oscillator.

Furthermore, it has NORMAL mode and a Low Power Consumption mode in order to reduce power consumption using mode transition.

There is the following as a function relevant to a clock.

- System clock control
- Prescaler clock control

2. Clock control

2.1. Clock type

This section shows a list of clocks:

EHCLKIN	: The clock input from the external
f_{OSC}	: A clock generated in the internal oscillation circuit or input from the X1 and X2 pins
f_{PLL}	: A clock multiplied by PLL
f_c	: A clock selected by <i>/CGOSCCR/</i> <OSCSEL> (high speed clock)
f_s	: A clock output from an external low speed oscillator
f_{sys}	: A system clock selected by <i>/CGSYSCR/</i> <GEAR[2:0]>
$\Phi T0$: A clock selected by <i>/CGSYSCR/</i> <PRCK[3:0]> (prescaler clock)
f_{IHOSC1}	: A clock generated with the internal high speed oscillator 1
f_{IHOSC2}	: A clock generated with the internal high speed oscillator 2
ADCLK	: A conversion clock for AD converter
TRCLKIN	: A clock for tracing facilities of a debugging circuit (Trace/SWV)

2.2. The initial value by a reset action

A clock setup is initialized by the following states by a reset action.

External high speed oscillator	: Stop
Internal high speed oscillator 1	: Oscillation
Internal high speed oscillator 2	: Stop
External low speed oscillator	: Stop
PLL (multiplying circuit)	: Stop
Gear clock	: f_c (no frequency dividing)

2.3. Clock System diagram

The figure below shows a clock system diagram.




Figure 2.1 Clock system diagram

2.4. Warming up function

A function for a warming up function to secure the oscillation stable time at the time of the STOP1 mode release which starts the warming up counter for high speed oscillation automatically.

It is available also as a count up timer which uses the exclusive warming up counter of high speed clock /each low speed clock for the waiting for the stability of an external oscillator or an internal oscillator.

This chapter explains the setting method to the register for warming up timers, and the case where it is used as a count up timer. The detailed explanation at the time of STOP1 mode release, refer to “3.3.2. Warming up at the release of Low Power Consumption mode”.

2.4.1. The warming up counter for a high speed oscillation

A 16-bit up counter is built in as a warming up counter only for a high speed oscillation. Also when setting before changing to the STOP1 mode, it computes in the following formula, 4 bits of low ranks are omitted, and it sets to top 12 bits. A register will be set as $[CGWUPHCR]<WUPT[15:4]>$. 16 is subtracted in order to perform the count for 4 bits of low ranks, even when a set point is 0.

<Formula>

Warming up counter value (16 bits) $= - (\text{warming up time (s)} / \text{clock period (s)}) - 16$

(Example) When 5 ms of warming time is set up with 10 MHz (100 ns of clock periods) of oscillators

Warming up counter value (16 bits)	= (5ms / 100ns) - 16
	= 50000 - 16
	= 49984
	= 0xC340

Since top 12 bits is set up, it sets to a register as follows.

$$[CGWUPHCR]<WUPT[15:4]>= 0xC34$$

In the case of 10 MHz, the Setting range is $0 \leq <WUPT[15:4]> \leq 0xFF$, Warming up time is set from 1.6μs to 6.5536ms.

2.4.2. The warming up counter for a low speed oscillation

A 19-bit rise counter is built in as a warming up counter only for a low speed oscillation. It computes in the following formula, 4 bits of low ranks are omitted, and it sets to top 15 bits. A register will be set as $[CGWUPLCR]<WUPTL[18:4]>$. 16 is subtracted in order to perform the count for 4 bits of low ranks, even when a set point is 0.

<Formula>

$$\begin{aligned} &\text{Warming up counter value (19 bits)} \\ &= (\text{warming up time (s)} / \text{clock period (s)}) - 16 \end{aligned}$$

(Example) When 50 ms of warming time is set up with 32 kHz (clock period 31.25μs) of oscillators

Warming up counter value (19 bits)	= (50ms / 31.25μs) - 16
	=1600 - 16
	=1584
	=0x00630

Since top 15 bits is set up, it sets to a register as follows.

$$[CGWUPLCR]<WUPTL[18:4]>= 0x0063$$

In the case of 32 kHz, its setting range is $0 \leq <WUPTL[18:4]> \leq 0x7FFF$, Warming up time is set from 500μs to 16.384s.

2.4.3. The directions for a warming up timer

The directions for a warming up function are explained.

- (1) Selection of a clock
In a high speed oscillation, the clock classification (internal oscillation / external oscillation) counted at a warming up counter is chosen by $[CGWUPHCR]<WUCLK>$.
- (2) Calculation of a warming up counter set value
The warming up time can set any value to the counter for a high speed oscillation / for a low speed oscillation. Please compute and set up from each formula.
- (3) The start of warming up, and a termination confirmation
When software (command) performs the start of warming up, and a termination Confirmation, a warming up count start is carried out by setting "1" to $[CGWUPHCR]<WUON>$ (or $[CGWUPLCR]<WULON>$). Termination is $[CGWUPHCR]<WUEF>$ (or $[CGWUPLCR]<ULEF>$). It distinguishes by becoming "1" to "0". "1" shows the inside of warming up and "0" shows termination. After a counting end, a counter is reset and returns to an initial state.
It does not become forced termination although "0" is written in during counter operation to $[CGWUPHCR]<WUON>$ (or $[CGWUPLCR]<WULON>$). "0" writing is disregarded.

Note1: Since it is operating with the oscillating clock, a warming up timer includes an error, when Oscillation frequency has fluctuation. Therefore, It serves as time of an outline.

2.5. Clock multiplying circuit (PLL) for fsys

The clock multiplying circuit outputs the f_{PLL} clock (maximum 80 MHz) multiplied by the optimum condition for the frequency (6 MHz to 12 MHz) of the output clock f_{OSC} of the high speed oscillator.

So, it is possible to make input frequency to an oscillator low and to make an internal clock high speed by this circuit.

2.5.1. A PLL setup after reset release

The PLL is disabled after reset release.

In order to use the PLL, set a multiplication value to $[CGPLL0SEL]<PLL0SET>$ while $[CGPLL0SEL]<PLL0ON>$ is "0". Then wait until approximately 100 μ s has elapsed as a PLL initial stabilization time, and set "1" to $<PLL0ON>$ to start PLL operation.

After that, to use f_{PLL} clock which is multiplied f_{OSC} , wait until approximately 400 μ s has elapsed as a lock up time. Then set "1" to $[CGPLL0SEL]<PLL0SEL>$.

Note that a warm up time is required until PLL operation becomes stable using the warm up function, etc.

2.5.2. The formula and the example of a setting of a PLL multiplication value

The details of the items of $[CGPLL0SEL]<PLL0SET[23:0]>$ which set up a PLL multiplication value are shown below.

Table 2.1 Details of a $[CGPLL0SEL]<PLL0SET[23:0]>$ setup

The items of PLL0SET	Function	
[23:17]	Correction value setup	The quotient of $f_{OSC}/450k$ (integer). For detail refer to Table 2.2
[16:14]	f_{OSC} setup	111: $20 < f_{OSC} \leq 24$ (unit: MHz) 011: $10 < f_{OSC} \leq 20$ 010: Reserved 001: $6 \leq f_{OSC} \leq 10$ 000: Reserved
[13:12]	Dividing setup	00: Reserved 01: 2 dividing (x1/2) 10: 4 dividing (x1/4) 11: 8 dividing (x1/8)
[11:8]	Fraction part Multiplication setup	0000: 0.0000 1000: 0.5000 0001: 0.0625 1001: 0.5625 0010: 0.1250 1010: 0.6250 0011: 0.1875 1011: 0.6875 0100: 0.2500 1100: 0.7500 0101: 0.3125 1101: 0.8125 0110: 0.3750 1110: 0.8750 0111: 0.4375 1111: 0.9375
[7:0]	Integer part Multiplication setup	0x00: 0 0x01: 1 0x02: 2 : 0xFD: 253 0xFE: 254 0xFF: 255

Note: A multiplication value is the total of $<PLL0SET[7:0]>$ (integer part) and $<PLL0SET[11:8]>$ (fraction part).

f_{PLL} is denoted by the following formulas.

$$f_{PLL} = f_{OSC} \times ([CGPLL0SEL]<PLL0SET[7:0]> + [CGPLL0SEL]<PLL0SET[11:8]>) \times ([CGPLL0SEL]<PLL0SET[13:12]>)$$

Note1. The absolute value of frequency accuracy is not guaranteed.

Note2. There is no Linearity in the frequency by the Fraction part Multiplication setup.

Note3: $f_{PLL} \leq$ (Maximum Operating Frequency)

Table 2.2 PLL correction (example)

f _{osc} (MHz)	<PLL0SET[23:17]>(a decimal, an integral value)
6.00	14
8.00	18
10.00	23
12.00	27

A PLL correction can be calculated below.

f_{osc}=6.0MHz, 6.0/0.45=13.33 → 14 ; A decimal fraction revalues and round up.

The main examples of a setting of *[CGPLL0SEL]*<PLL0SET[23:0]> are shown below.

It multiplies by PLL, and dividing is carried out and the target Clock frequency (f_{PLL}) is generated for input frequency (f_{osc}).

A dividing value is chosen from 1/2, 1/4, and 1/8.

Moreover, set up the frequency after multiplication in the following ranges.

$$200\text{MHz} \leq (f_{\text{osc}} \times \text{multiplication value}) \leq 320\text{MHz}$$

Table 2.3 PLL0SET set point (example)

f _{osc} (MHz)	Multiplication value	Dividing value	f _{PLL} (MHz)	<PLL0SET[23:0]>
6.00	53.3125	1/4	79.97	0x1C6535
8.00	40.0000	1/4	80.00	0x246028
10.00	32.0000	1/4	80.00	0x2E6020
12.00	26.6250	1/4	79.88	0x36EA1A
6.00	53.3125	1/8	39.98	0x1C7535
8.00	40.0000	1/8	40.00	0x247028
10.00	32.0000	1/8	40.00	0x2E7020
12.00	26.6250	1/8	39.94	0x36FA1A

2.5.3. Change of the PLL multiplication value under operation

It changes to a setup which sets "0" to *[CGPLL0SEL]*<PLL0SEL> first, and does not use a PLL multiplication clock during PLL multiplication clock operation when changing a multiplication value. And *[CGPLL0SEL]*<PLL0ST>=0 is read, after checking having changed to a setup which does not use a multiplication clock, *[CGPLL0SEL]*<PLL0ON> is set to "0", and PLL is stopped.

Then, the multiplication value of *[CGPLL0SEL]*<PLL0SET> is changed, as reset time of PLL, after about 100μs progress, *[CGPLL0SEL]*<PLL0ON> is set as "1", and operation of PLL is started.

Then, *[CGPLL0SEL]*<PLL0SEL> is set as "1" after lock up time and about 400μs progress.

Finally, *[CGPLL0SEL]*<PLL0ST> is read and it checks having changed.

2.5.4. PLL operation start / stop / switching procedure

2.5.4.1. fc setup (PLL stop >>> PLL start)

As an fc setup, the example of switching procedure from the PLL stop state to the PLL operation state is as follows.

<< The state before switching >>	
$[CGPLL0SEL]<PLL0ON>= 0$	Stops the PLL operation for fsys.
$[CGPLL0SEL]<PLL0SEL>= 0$	Selects the setting of the PLL for fsys to "PLL is unused (f_{osc})".
$[CGPLL0SEL]<PLL0ST>= 0$	Selects the status of the PLL for fsys to "PLL is unused (f_{osc})".

<< The example of switching procedure >>		
1	$[CGPLL0SEL]<PLL0SET>= 0xX$	A PLL multiplication value setup is chosen.
2	Wait 100 μ s or more.	Latency time after a multiplication setup
3	$[CGPLL0SEL]<PLL0ON>= 1$	PLL operation for fsys is carried out to an oscillation.
4	Wait 400 μ s or more.	PLL Output clock stable latency time
5	$[CGPLL0SEL]<PLL0SEL>= 1$	PLL selection for fsys is carried out to PLL use (f_{PLL}).
6	Read $[CGPLL0SEL]<PLL0ST>$	It waits until the PLL selection status for fsys becomes PLL use (f_{PLL}) (=1).

Note: 1 to 4 is unnecessary when the state before switching is $[CGPLL0SEL]<PLL0ON>=1$. When changing from the state where the PLL Output clock was stabilized, it can change to the conduct PLL state by execution of only 5 and 6.

2.5.4.2. fc setup (PLL operating >>> PLL stop)

As an fc setup, the example of switching procedure from the PLL operation state to a PLL stop state is as follows.

<< The state before switching >>	
$[CGPLL0SEL]<PLL0ON>= 1$	Sets the PLL oscillation for fsys.
$[CGPLL0SEL]<PLL0SEL>= 1$	Select the PLL for fsys to "PLL is used (f_{PLL})".
$[CGPLL0SEL]<PLL0ST>= 1$	Select the status of the PLL for fsys to "PLL is used (f_{PLL})".

<< The example of switching sequence >>		
1	$[CGPLL0SEL]<PLL0SEL>= 0$	Select the PLL for fsys to "PLL is unused (f_{osc})".
2	$[CGPLL0SEL]<PLL0ST>$ It read.	Waits until the status of the PLL for fsys becomes "PLL is unused (f_{osc}) (=0)".
3	$[CGPLL0SEL]<PLL0ON>= 0$	Sets the PLL operation for fsys to stop.

2.6. System clock

An internal high speed oscillation clock and external high speed oscillation clock (connected oscillator or clock input) can be used as a source of system clock.

Dividing is possible for a system clock at $[CGSYSCR]<GEAR[2:0]>$ (clock gear). Although a setup can be changed during operation, after register writing before a clock actually changes, a maximum of 16-clock time is required of f_c . Check completion of a clock change by $[CGSYSCR]<GEARST[2:0]>$.

Note: Do not change a clock gear during operation of peripheral functions, such as a timer counter.

It is the following about the example of operation frequency by the clock gear ratio (1/1 to 1/16) to the frequency f_c set up with oscillation frequency, a PLL multiplication value, etc.

Table 2.4 The example of operation frequency (unit: MHz)

External Oscillation (MHz)	External Clock input (MHz)	Internal oscillation IHOSC1 (MHz)	PLL Multiplication value (After dividing)	Maximum Frequency (fc)(MHz)	Clock gear PLL=ON					Clock gear PLL=OFF				
					1/1	1/2	1/4	1/8	1/16	1/1	1/2	1/4	1/8	1/16
6	6	—	13.329	79.97	79.97	39.99	20	10	5	6	3	1.5	-	-
8	8	—	10	80	80	40	20	10	5	8	4	2	1	-
10	10	10	8	80	80	40	20	10	5	10	5	2.5	1.25	-
12	12	—	6.657	79.88	79.88	39.95	19.98	9.99	4.99	12	6	3	1.5	-
6	6	—	6.625	39.75	39.75	19.9	9.94	4.97	2.48	6	3	1.5	-	-
8	8	—	5	40	40	20	10	5	2.5	8	4	2	1	-
10	10	10	4	40	40	20	10	5	2.5	10	5	2.5	1.25	-
12	12	—	3.3125	39.75	39.75	19.9	9.94	4.97	2.48	12	6	3	1.5	-

2.6.1. The setting method of a system clock

2.6.1.1. fosc setup (internal oscillation >>> external oscillation)

As a f_{osc} setup, the example of switching procedure to the external oscillation (EHOSC) from an internal oscillation (IHOSC1) is shown below.

<< The state before switching >>	
$[CGOSCCR]<IHOSC1EN>= 1$	An internal high speed oscillator 1 oscillates.
$[CGOSCCR]<OSCSEL>= 0$	The high speed oscillation selection for f_{osc} is an inside (IHOSC1).
$[CGOSCCR]<OSCF>= 0$	The high speed oscillation selection status for f_{osc} is an inside (IHOSC1).
An oscillator is connected to X1 / X2 pin. (Note)	

Note: Do not connect except a resonator.

<< The example of switching procedure >>		
1	$[PHPDN]<bit[1:0]>= 00$ $[PHIE]<bit[1:0]>= 00$	Disable the pull-down of X1 / X2 pin. Disable input control of X1 / X2 pin.
2	$[CGOSCCR]<EOSCEN[1:0]>= 01$	It is an external oscillation (EHOSC) about selection of an external oscillation of operation.
3	$[CGWUPHCR]<WUCLK>= 1$ $[CGWUPHCR]<WUPT[18:4]> = \text{"arbitrary value"}$	It is the external (EHOSC) about high speed oscillation warming up clock selection. Oscillator stable time is set to a warming up counter set value.
4	$[CGWUPHCR]<WUON>= 1$	High speed oscillation warming up is started.
5	$[CGWUPHCR]<WUEF>$ is read.	It waits until it becomes the termination of high speed oscillation warming up (=0).
6	$[CGOSCCR]<OSCSEL>= 1$	It is high speed oscillation selection for f_{osc} to the exterior (EHOSC).
7	$[CGOSCCR]<OSCF>$ is read.	It waits until the high speed oscillation selection status for f_{osc} becomes outside (=1).
8	$[CGOSCCR]<IHOSC1EN>= 0$	An internal high speed oscillator 1 is suspended.

2.6.1.2. fosc setup (internal oscillation >>> external clock input)

As a fosc setup, the example of switching procedure to the external clock input (EHCLKIN) from an internal oscillation 1(IHOSC1) is shown below.

<< The state before switching >>	
[CGOSCCR]<IHOSC1EN>= 1	An internal high speed oscillator 1 oscillates.
[CGOSCCR]<OSCSSEL>= 0	The high speed oscillation selection for fosc is an inside (IHOSC1).
[CGOSCCR]<OSCF>= 0	The high speed oscillation selection status for fosc is an inside (IHOSC1).
Clock into to EHCLKIN	Input in the proper voltage range.

<< The example of switching procedure >>		
1	[PHPDN]<bit[0]>= 0 [PHIE]<bit[0]>= 1	Disable the pull-down of X1 pin. Enable the input control of an X1 / EHCLKIN pin.
2	[CGOSCCR]<EOSCEN[1:0]>= 10	Selection of an external oscillation of operation is carried out to an external clock input (EHCLKIN).
3	[CGOSCCR]<OSCSSEL>= 1	It is high speed oscillation selection for fosc to an external clock.
4	[CGOSCCR]<OSCF> is read.	It waits until the high speed oscillation selection status for fosc becomes outside (=1).
5	[CGOSCCR]<IHOSC1EN>= 0	An internal high speed oscillator 1 is suspended.

2.6.1.3. fosc setup (an external oscillation / external clock input >>> internal oscillation)

As a fosc setup, the example of switching procedure to the internal oscillation (IHOSC1) from an external oscillation (EHOSC) Operation State or an external clock input (EHCLKIN) Operation State is shown below.

<< The state before switching >>	
[CGOSCCR]<EOSCEN[1:0]>= 01 or 10	Selection of an external oscillator of operation is an external oscillator (EHOSC) or external clock input.
[CGOSCCR]<OSCSSEL>= 1	The high speed oscillation selection for fosc is the exterior (EHOSC).
[CGOSCCR]<OSCF>= 1	The high speed oscillation selection status for fosc is the exterior (EHOSC).

<< The example of switching procedure >>		
1	[CGOSCCR]<IHOSC1EN>= 1	An internal high speed oscillator 1 oscillates.
2	[CGOSCCR]<IHOSC1F> is read.	It waits until an internal high speed oscillation stable flag becomes oscillation stability (=1).
3	[CGOSCCR]<OSCSSEL>= 0	It is high speed oscillation selection for fosc to an internal clock (IHOSC1).
4	[CGOSCCR]<OSCF> is read.	It waits until the high speed oscillation selection status for fosc becomes an inside (=0).
5	[CGOSCCR]<EOSCEN[1:0]>= 00	Set the selection of an external oscillator operation to unused.

2.7. Clock supply setting function

This MCU has the clock on/off function for the peripheral circuits. To reduce the power consumption, this MCU can stop supplying the clock to the peripheral functions that are not used.

Except some peripheral functions, clocks are not supplied after reset.

In order to supply the clock of the function to be used, set the bit of relevance of *[CGFSYSENA]*, *[CGFSYSENB]*, *[CGFCEN]* and *[CGSPCLKEN]* to “1”.

For details, refer to “4. Explanation of a register”.

2.8. The output function of a clock in the terminal

This MCU has the clock output function to the terminal. A low speed clock “fs”, high speed oscillation clock “fosc”, high speed clock “fc”, system clock “fsys” can be output from the SCOUT pin.

For details, refer to “4.2.5. *[CGSCOCR]* (SCOUT Output control register)”.

The below table shows the use propriety state of SCOUT pin in each Operation mode.

Table 2.5 List of Use propriety in each Operation mode

SCOUT selection	Operation mode		
	NORMAL/IDLE	STOP1	STOP2
fosc	Yes	N/A	N/A
fc	Yes	N/A	N/A
fs	Yes	Yes	N/A
fsys	Yes	N/A	N/A

N/ A: not available

2.9. Prescaler clock

Peripheral function each have a prescaler circuit to divide the $\Phi T0$ clock.

The $\Phi T0$ clock inputted into the prescaler circuit can be divided by the *[CGSYSCR]<PRCK[3:0]>*.

As for $\Phi T0$ clock after reset, fc is chosen.

After register writing before a clock actually changes, a maximum of 512-clock time is required of fc.

To confirm the completion of clock changed, check the status of *[CGSYSCR]<PRCKST[3:0]>*.

Note: Do not change a prescaler clock during operation of peripheral functions, such as a timer counter.

3. Operation mode

There are NORMAL mode and a Low Power Consumption mode (IDLE, STOP1, STOP2) in this product as an Operation mode, and it can reduce power consumption by performing mode changes according to directions for use.

3.1. Details of an Operation mode

3.1.1. The feature in each mode

The feature in NORMAL mode, Low Power Consumption modes are as follows.

- **NORMAL mode**

They are a CPU core and the mode which operates peripheral circuits with high speed clock. After reset release serves as NORMAL mode.

- **Low Power Consumption mode**

The Low Power Consumption modes are the following 3 modes.

- IDLE mode

It is the mode which CPU stops.

The peripheral function should perform operation/stop by the register of each peripheral function, a clock supply setting function, etc.

Note: In IDLE mode, the CPU cannot perform the clearance of the watchdog timer, it is careful of it.

- STOP1 mode

It is the mode which all the internal circuits also including an internal oscillator stop.

However, when an external low speed oscillator oscillates and it shifts to the STOP1 mode, the RTC operates.

If the STOP1 mode is canceled, an internal high speed oscillator 1 (IHOSC1) will start an oscillation, and will return to NORMAL mode.

Please forbid interrupt which is not used for STOP1 release before shifting to the STOP1 mode.

- STOP2 mode

It is the mode which holds a part of functions and cut off an internal electrical power source. STOP1 Consumption of electric power larger than the STOP2 mode can be held down. If the STOP2 mode is released, the power supply will be switched on to the Main power domain, a reset sequence will be performed, and it will return to NORMAL mode.

As for the Main power domain, it is a function which does not supply a power supply in STOP2 mode.

Before shifting to the STOP2 mode, STOP2 Forbid interruption which is not made into a release factor, Please be sure to set up `/RLMSHTDNOP/`<PTKEEP>=1 and to hold the state of each port.

An Output/Pull up holds, and input permission holds a state when it sets as a port keeping function.

In addition, external interrupt continues an input.

This product will be cut off the power except for the following circuit in STOP2 mode.

- External low speed oscillator (ELOSC)
- RTC
- Backup RAM
- Port setting status
- LVD
- RLM
- IA
- I²C Wakeup

Regarding a power supply cutoff in the Low Power Consumption mode, for details, refer to "3.1.4. The peripheral function state in a Low Power Consumption mode".

3.1.2. Low Power Consumption mode

In order to shift to each Low Power Consumption mode, the IDLE/STOP1/STOP2 mode is chosen by standby control register *[CGSTBYCR]<STBY[1:0]>*, and a WFI command is executed. When it shifts to a Low Power Consumption mode by WFI command, the restart operation from a Low Power Consumption mode is performed by reset or interrupt generating. To return by interrupt, it is necessary to set up. Please refer to "Interrupt" chapter of the "Exception" of a reference manual for details.

Note1: This product does not support a return by events; therefore, do not make a transition to Low Power Consumption mode triggered by WFE (Wait For Event).

Note2: This product does not support Low Power Consumption mode by SLEEPDEEP of the Cortex-M3 core. Do not use the <SLEEPDEEP> bit of the system control register.

3.1.3. Selection of a Low Power Consumption mode

Low Power Consumption mode selection is chosen by setup of *[CGSTBYCR]<STBY[1:0]>*.

Following table shows the mode chosen from a setup of <STBY[1:0]>.

Table 3.1 Low Power Consumption mode selection

Mode	<i>[CGSTBYCR]<STBY[1:0]></i>
IDLE	00
STOP1	01
STOP2	10

Note: Do not use the settings other than the above.

3.1.4. The peripheral function state in a Low Power Consumption mode

The following Table 3.2 shows the Operation State of the peripheral function (block) in each mode.

In addition, after reset release it will be in the state where a clock is not supplied except for a part of blocks.

If needed, set up [CGFSYSENA], [CGFSYSENB], [CGFCEN], and [CGSPCLKEN] and enable clock supply.

Table 3.2 Block operation status in each Low Power Consumption mode

Block		NORMAL	IDLE	STOP1		STOP2(Note1)	
				ELOSC	ELOSC	ELOSC	ELOSC
				On	Off	On	Off
Processor core		✓	-	-	-	x	x
DMAC		✓	✓	-	-	x	x
I/O port	Pin state	✓	✓	✓	✓	✓ (Note4)	✓ (Note4)
	Register	✓	✓	-	-	x	x
ADC		✓	✓	-	-	x	x
DAC		✓	✓	-	-	x	x
COMP		✓	✓	-	-	x	x
UART		✓	✓	-	-	x	x
I ² C		✓	✓	-(Note3)	-(Note3)	x(Note3)	x(Note3)
TSPI		✓	✓	-	-	x	x
A-PMD		✓	✓	-	-	x	x
A-ENC		✓	✓	-	-	x	x
T32A		✓	✓	-	-	x	x
TRGSEL		✓	✓	-	-	x	x
CRC		✓	✓	-	-	x	x
RTC		✓	✓	✓	-	✓	-
RMC		✓	✓	✓	-	x	-
SIWDT		✓	✓ (Note2)	-	-	x	x
LVD		✓	✓	✓	✓	✓	✓
OFD		✓	✓	-	-	x	x
TRM		✓	Unavailable	-	-	x	x
CG		✓	✓	✓	✓	x	x
PLL		✓	✓	-	-	x	x
RAMP(RAM parity)		✓	✓	-	-	x	x
External high speed oscillator (EHOSC)		✓	✓	-	-	x	x
Internal high speed oscillator 1 (IHOSC1)		✓	✓	-	-	x	x
Internal high speed oscillator 2 (IHOSC2)		✓	✓	-	-	x	x
External low speed oscillator (ELOSC)		✓	✓	✓	-	✓	-
RLM		✓	✓	✓	✓	✓	✓
Code Flash		Access Possible	Access Possible (Note5)	Data hold	Data hold	Data hold	Data hold
Data Flash						x	x
RAM						Data hold	Data hold
Backup RAM						Data hold	Data hold

✓: operation is possible.

- : if it shifts to the object mode, the clock to a peripheral circuit will stop automatically.

x: If it shifts to the object mode, The electric supply source to a module intercepts automatically. it is initialized by the reset at the time of a return.

- Note1: Stop the internal high speed oscillation 1 (IHOSC1) and also stop peripheral functions marked as "-" and "x" before shift to the STOP2 mode.
- Note2: It's in the protected mode A only. In other case, Stop SIWDT before shift to IDLE mode.
- Note3: The address match wake up function can only be used.
- Note4: A port state when the *[RLMSHTDNOP]*<PTKEEP> is set to "1" is held.
- Note5: It becomes a data hold when peripheral functions (DMA etc.) except CPU which carry out data access (R/W) are not connected on the bus matrix.

3.2. Mode State Transition




Figure 3.1 Mode State Transition

Note1: Warm up is required at returning. A warm up time must be set in the previous mode (NORMAL mode) before entering to STOP1 mode.

Note2: When the CPU returns from STOP2 mode, the CPU branches to the interrupt service routine triggered by reset. When the CPU returns from STOP1 mode, the CPU branches to the interrupt service routine triggered by interrupt events.

3.2.1. IDLE mode transition flow

Set up the following procedure at switching to IDLE mode.

Because IDLE mode is released by an interrupt, set the interrupt before switching to IDLE mode. For the interrupts that can be used to release the IDLE mode, refer to "3.3.1. The release source of a Low Power Consumption mode". Disable interrupts not used for release and interrupts that can not be used.

Switching procedure (from NORMAL mode)		
1	$[SIWDxEN] <WDTE> = 0$	Disable SIWDT.
2	$[SIWDxCR] <WDCR[7:0]> = 0xB1$	Disable SIWDT.
3	$[FCSR0] <RDYBSY>$ is read.	It waits until Flash will be in a Ready state (=1).
4	$[CGSTBYCR] <STBY[1:0]> = 00$	Low Power Consumption mode selection is set to IDLE.
5	$[CGSTBYCR] <STBY[1:0]>$ is read.	Check the 4th line register writing (=00).
6	WFI command execution	Switch to IDLE.

3.2.2. STOP1 mode transition flow

Set up the following procedure at switching to STOP1.

Because STOP1 mode is released by an interrupt, set the interrupt before switching to STOP1 mode. For the interrupts that can be used to release the STOP1 mode, refer to "3.3.1. The release source of a Low Power Consumption mode". Disable interrupts not used for release and interrupts that cannot be used.

Switching procedure (from NORMAL mode)		
1	[SIWDxEN]<WDTE>= 0	Disable SIWDT.
2	[SIWDxCR]<WDCR[7:0]>= 0xB1	Disable SIWDT.
3	[FCSR0]<RDYBSY> is read	It waits until Flash will be in a Ready state (=1).
4	[CGWUPHCR]<WUEF> is read.	It waits until it becomes the termination of high speed oscillation warming up (=0).
5	[CGWUPHCR]<WUCLK>= 0	High speed oscillation warming up clock selection is made into an inside (IHOSC1).
	[CGWUPHCR]<WUPT[15:4]> = "arbitrary value"	High speed oscillation warming up counter set value is set as time required for STOP1 restart operation.
6	[CGSTBYCR]<STBY[1:0]>= 01	Low Power Consumption mode selection is set to STOP1.
7	[CGPLLOSEL]<PLL0SEL>= 0	Set PLL of fsys to fosc (= PLL no use)
8	[CGPLLOSEL]<PLL0ST> is read.	Wait for PLL status of fsys until off state (=0).
9	[CGPLLOSEL]<PLL0ON>= 0	Stop PLL for fsys
10	[CGOSCCR]<IHOSC1EN>= 1	Enable the internal high speed oscillator.
11	[CGOSCCR]<OSCSEL>= 0	High speed oscillation selection for fosc is made into an inside (IHOSC1).
12	[CGOSCCR]<OSCF> is read.	It waits until the high speed oscillation selection status for fosc becomes an inside (IHOSC1) (=0).
13	[CGOSCCR]<EOSCEN[1:0]>= 00	Selection of an external oscillation of operation is unused.
14	[CGOSCCR]<IHOSC2EN>= 0	The internal high speed oscillator 2-for-OFD (IHOSC2) is stopped.
15	[CGOSCCR]<EOSCEN[1:0]> is read.	The register writing of above 13th is checked (=00).
16	[CGOSCCR]<IHOSC2F> is read.	Wait for status of the internal high speed oscillator 2-for-OFD until off "0"
17	WFI command execution	Switch to STOP1.

Note: When using the A mode of SIWDT, 1,2,14 and 16 step is not required.

3.2.3. STOP2 mode transition flow

Set up the following procedure at switching to STOP2.

Because STOP2 mode is released by an interrupt, set the interrupt before switching to STOP2 mode. For the interrupts that can be used to release the STOP2 mode, refer to "3.3.1. The release source of a Low Power Consumption mode". Disable interrupts not used for release and interrupts that cannot be used.

Switching procedure (from NORMAL mode)		
1	[SIWDxEN]<WDTE>= 0	Disable SIWDT.
2	[SIWDxCR]<WDCR[7:0]>= 0xB1	Disable SIWDT.
3	[FCSR0]<RDYBSY> is read.	It waits until Flash will be in a Ready state (=1).
4	[RLMSHTDNP]<PTKEEP>= 1	IO control signal is made to hold.
5	[CGSTBYCR]<STBY[1:0]>= 10	Low Power Consumption mode selection is set to STOP2.
6	[CGPLLOSEL]<PLL0SEL>= 0	The PLL selection for fsys is set to PLL unused (fosc)
7	[CGPLLOSEL]<PLL0ST> is read	It waits until the PLL selection status for fsys is PLL un-using it. (=0).
8	[CGPLLOSEL]<PLL0ON>= 0	Stop PLL for fsys.
9	[CGOSCCR]<IHOSC1EN>= 1	Enable the internal high speed oscillator 1.
10	[CGOSCCR]<OSCSEL>= 0	High speed oscillation selection for fosc is set to the inside (IHOSC1).
11	[CGOSCCR]<OSCF> is read	It waits until the high speed oscillation selection status for fosc becomes an inside (IHOSC1) (=0).
12	[CGOSCCR]<EOSCEN[1:0]>= 00	Selection of an external oscillation of operation is set to stop.
13	[CGOSCCR]<IHOSC2EN>= 0	The internal high speed oscillator 2-for-OFD is suspended.
14	[CGOSCCR]<EOSCEN[1:0]> is read.	The register writing of 12 is checked (=00).
15	[CGOSCCR]<IHOSC2F> is read.	It waits until the internal oscillation stable flag of the internal high speed oscillator 2-for-OFD become zero.
16	[RLMRSTFLG0]<STOP2RSTF>= 0 [RLMRSTFLG0]<PINRSTF>= 0	A STOP2 reset flag / reset pin flag is cleared (Note1).
17	WFI command execution	Switch to STOP2.
18	Jump instruction	Return to 17.

Note1: Refer to the "Exception" of a reference manual for a reset flag register [RLMRSTFLG0].

Note2: When using the A mode of SIWDT, 1,2,13 and 15 step is not required.

3.3. The return operation from a Low Power Consumption mode

3.3.1. The release source of a Low Power Consumption mode

Interrupt, Non-Maskable Interrupt, and reset can perform release from a Low Power Consumption mode. The standby release source which can be used is decided by a Low Power Consumption mode.

It shows the following table about details.

Table 3.3 Release source list

Low Power Consumption mode		IDLE	STOP1	STOP2	
Release □ Source	Interruption	INT00, INT01, INT02 and INT13	✓	✓	✓
		INT03 to INT12, INT14 to INT31	✓	✓	-
		INTI2CWUP	✓	✓	✓
		INTRTC	✓	✓	✓
		INTEMG0,INTOVV0,INTPMD0	✓	-	-
		INTENC00,INTENC01	✓	-	-
		INTADAPDA,INTADAPDB	✓	-	-
		INTADACP0,INTADACP1,INTADATRG	✓	-	-
		INTADASGL,INTADACNT	✓	-	-
		INTTxRX,INTTxTX,INTTxERR	✓	-	-
		INTI2Cx, INTI2CxAL, INTI2CxBF, INTI2CxNA	✓	-	-
		INTUARTxRX,INTUARTxTX,INTUARTxERR	✓	-	-
		INTT32AxA,INTT32AxACAP0,INTT32AxACAP1 INTT32AxB,INTT32AxBCAP0,INTT32BxBCAP1 INTT32AxC,INTT32AxCCAP0,INTT32CxCCAP1	✓	-	-
		INTDMAATC,INTDMAAERR INTDMABTC,INTDMABERR	✓	-	-
		INTRMC	✓	✓	-
		INTPARI	✓	-	-
		INTFLCRDY,INTFLDRDY	✓	-	-
		SysTick interrupt	✓	-	-
	Non-Maskable Interrupt (INTWDT)	✓	-	-	
	Non-Maskable Interrupt (INTLVD)	✓	✓	✓	
Reset (SIWDT)	✓	-	-		
Reset (LVD)	✓	✓	✓		
Reset (OFD)	✓	-	-		
Reset (RESET_N pin)	✓	✓	✓		

✓: After release, an interrupt processing will start.

-: It cannot be used for release.

- Released by an interrupt request
When interrupt cancels a Low Power Consumption mode, it is necessary to prepare so that interrupt may be detected by CPU. The interrupt used for release in STOP1 and the STOP2 mode needs to interrupt by INTIF other than a setup of CPU, and needs to set up detection.
- Released by Non-Maskable Interrupt (NMI)
The factor of NMIs are WDT interrupt (INTWDT, protected mode A only) and LVD interrupt (INTLVD).
- Released by reset
The reset can perform release from all the Low Power Consumption modes.
When released by reset, all the registers will be initialized in NORMAL mode after release.
- Released by SysTick interrupt
SysTick interrupt is available only in IDLE mode.

Refer to "Interrupt" chapter of a reference manual of "Exception" about the details of interrupt.

3.3.2. Warming up at the release of Low Power Consumption mode

Warming up may be required because of stability of an internal oscillator at the time of mode transition.

When shifting from STOP1 mode to a NORMAL mode, an internal oscillation is chosen automatically and the warming up counter is started. The Output of a system clock is started after warming up time progress.

For this reason, before executing the command which shifts to the STOP1 mode, set up warming up time by ***[CGWUPHCR]***<WUPT[15:4]>. For the setting method, refer to “2.4.1. The warming up counter for a high speed oscillation”.

The following table shows the existence of a warming up setup at the time of each Operation mode transition.

Table 3.4 Warming up

Operation mode transition	Warming up setup
NORMAL → IDLE	Not required
NORMAL → STOP1	Not required
NORMAL → STOP2	Not required
IDLE → NORMAL	Not required
STOP1 → NORMAL	Required(Auto Warming up)
STOP2 → NORMAL	Not required

3.3.3. The restart operation from the STOP2 mode

The restart operation flow from STOP2 mode release factor interrupt generating is as follows.




Figure 3.2 STOP2 mode restart operation flow

Note1: When STOP2 released by RESET_N pin, as for a reset flag, both "STOP2 reset flag" and "reset pin flag" are materialized.

Note2: Register reset area in STOP2 Release differs by the case of interrupt and a reset pin. Refer to the reference manual "Power Supply and Reset Operation" for the details of each reset area.

3.4. Clock operation by mode transition

The clock operation in case of mode transition is shown below.

3.4.1. NORMAL >>> IDLE >>> NORMAL Operation mode transition

CPU stops at IDLE mode. The clock supply to a peripheral function holds a setting state. Please perform operation/ stop by the register of each peripheral function, a clock supply setting function, etc. if needed. Execution of Warming up operation is not performed at the time of the restart operation in NORMAL mode from IDLE state.

After the command (WFI) execution which switches to IDLE mode, a program counter will show the next point and will be in a CPU idle state. With a release source, it becomes a CPU reboot and, in the case of an enable interrupt state, the shift to next point by transition command (WFI) will be done, after the interrupt processing by release source.

3.4.2. NORMAL >>> STOP1 >>> NORMAL Operation mode transition

When returning to NORMAL mode from the STOP1 mode, warming up is started automatically.

Please set warming up time (24μs, Min) to $[CGWUPHCR] \langle WUPT[15:4] \rangle$ before moving to the STOP1 mode.




Figure 3.3 NORMAL >>> STOP1 >>> NORMAL Operation mode transition

3.4.3. NORMAL >>> STOP2 >>> RESET >>> NORMAL Operation mode transition

Warming up is not performed when returning to NORMAL mode by reset.

Even when returning to NORMAL mode except for RESET, it branches to the interrupt routine of reset.

A reset operation is performed to an internal Main power domain after STOP2 mode released. However, reset is not performed to the backup domain which is keeping power supply.




Figure 3.4 NORMAL>>> STOP2 >>> RESET >>> NORMAL Operation mode transition

4. Explanation of a register

4.1. Register list

The register related to CG and its address information is shown below.

Peripheral Function		channel/unit	Base address
Clock Control and Operation Mode	CG	-	0x400F3000
A low speed oscillation / power control	RLM	-	0x4003E400

Clock and mode control

Register name		Address (Base+)
CG write protection register	[CGPROTECT]	0x0000
Oscillation control register	[CGOSCCR]	0x0004
System clock control register	[CGSYSCR]	0x0008
Standby control register	[CGSTBYCR]	0x000C
SCOUT Output control register	[CGSCOCR]	0x0010
PLL selection register for fsys	[CGPLL0SEL]	0x0020
High speed oscillation warming up register	[CGWUPHCR]	0x0030
Low speed oscillation warming up register	[CGWUPLCR]	0x0034
Clock supply and stop register A for fsys	[CGFSYSENA]	0x0050
Clock supply and stop register B for fsys	[CGFSYSENB]	0x0054
Clock supply and stop register for fc	[CGFCEN]	0x0058
Clock supply and stop register for ADC and Debug circuitTrace	[CGSPCLKEN]	0x005C

Low speed oscillation / power control (Note)

Register name		Address (Base+)
Low speed oscillation control register	[RLMLOSCCR]	0x0000
Power supply cut off control register	[RLMSHTDNOP]	0x0001
RLM write protection register	[RLMPROTECT]	0x000F

Note: Byte accessible registers. Bit band access cannot be performed.

4.2. Register description

4.2.1. [CGPROTECT] (CG write protection register)

Bit	Bit Symbol	After reset	Type	Function
31:8	-	0	R	Read as "0"
7:0	PROTECT[7:0]	0xC1	R/W	Control write protection for the CG register (all registers included except this register) 0xC1: CG Registers are write enabled. Other than 0xC1: Sets write protection (Protect enable)

4.2.2. [CGOSCCR] (Oscillation control register)

Bit	Bit Symbol	After reset	Type	Function
31:20	-	0	R	Read as "0"
19	IHOSC2F	0	R	Indicates the stability flag of an internal oscillation for IHOSC2. 0: Stopping or being in warm up 1: Stable oscillation
18:17	-	0	R	Read as "0"
16	IHOSC1F	1	R	Indicates the stability flag of an internal oscillation for IHOSC1. 0: Stopping or being in warm up 1: Stable oscillation
15:10	-	0	R	Read as "0"
9	OSCF	0	R	Indicates high speed oscillator for fosc selection status. 0: Internal high speed oscillator 1 (IHOSC1) 1: External high speed oscillator (EHOSC)
8	OSCSEL	0	R/W	Selects a high speed oscillation for fosc. (Note1) 0: Internal high speed oscillator 1(IHOSC1) 1: External high speed oscillator (EHOSC)
7:4	-	0	R	Read as "0"
3	IHOSC2EN	0	R/W	Enables the internal high speed oscillator 2 for OFD . (IHOSC2) (Note2) 0: Stop 1: Oscillation
2:1	EOSCEN[1:0]	00	R/W	Selects the operation of the external high speed oscillator. (EHOSC) (Note3) 00: External oscillator is not used. 01: Uses the external high speed oscillator. (EHOSC) 10: Uses the external clock. (EHCLKIN) 11: Reserved
0	IHOSC1EN	1	R/W	Internal high speed oscillator 1. (IHOSC1) 0: Stop 1: Oscillation

Note1: When the setting is modified, confirm whether the written value has been reflected to the [CGOSCCR]<OSCF> bit before executing the next operation.

Note2: Setting cannot be changed, when it is [SIWDXOSCCR]<OSCPRO>=1 (write protection of SIWDT is effective).

Note3: When an external high speed clock (oscillator connection) is used, set "01" to this bit.

4.2.3. [CGSYSCR] (System clock control register)

Bit	Bit Symbol	After reset	Type	Function
31:28	-	0	R	Read as "0"
27:24	PRCKST[3:0]	0x0	R	Indicates a prescaler clock ($\Phi T0$) selection. 0000: fc 0100: fc/16 1000: fc/256 0001: fc/2 0101: fc/32 1001: fc/512 0010: fc/4 0110: fc/64 1010 to 1111: Reserved 0011: fc/8 0111: fc/128
23:19	-	0	R	Read as "0".
18:16	GEARST[2:0]	0x0	R	Indicates selection status of the gear ratio of the system clock (fsys). 000: fc 100: fc/16 001: fc/2 101 to 111: Reserved 010: fc/4 011: fc/8
15:12	-	0	R	Read as "0"
11:8	PRCK[3:0]	0x0	R/W	Selects a prescaler clock ($\Phi T0$). 0000: fc 0100: fc/16 1000: fc/256 0001: fc/2 0101: fc/32 1001: fc/512 0010: fc/4 0110: fc/64 1010 to 1111: Reserved 0011: fc/8 0111: fc/128 Selects a prescaler clock for the peripheral functions.
7:3	-	0	R	Read as "0"
2:0	GEAR[2:0]	0x0	R/W	Selects a gear ratio of the system clock (fsys). 000: fc 100: fc/16 001: fc/2 101 to 111: Reserved 010: fc/4 011: fc/8

4.2.4. [CGSTBYCR] (Standby control register)

Bit	Bit Symbol	After reset	Type	Function
31:2	-	0	R	Read as "0"
1:0	STBY[1:0]	00	R/W	Selects a Low Power Consumption mode. 00: IDLE 01: STOP1 10: STOP2 11: Reserved

4.2.5. [CGSCOCR] (SCOUT Output control register)

Bit	Bit Symbol	After reset	Type	Function
31:7	-	0	R	Read as "0"
6:4	SCODIV[2:0]	0x0	R/W	Selects a SCOUT division ratio. (Note1)(Note2) 000: No dividing 100: Divide-by-16 001: Divide-by-2 101 to 111: Reserved 010: Divide-by-4 011: Divide-by-8
3:1	SCOSEL[2:0]	0x0	R/W	SCOUT base clock selection (Note1) 000:fosc 100 to 111:Reserved 001:fc 010:fs 011:fsys
0	SCOEN	0	R/W	Enable SCOUT output. 0: Disable 1: Enable

Note1: When the "011:fsys" is selected by <SCOSEL[2:0]>, Selection of the "000: No dividing" by <SCODIV[2:0]> is inhibited.

Note2: When the "010: fs" is selected by <SCOSEL[2:0]>, it force selection that is without clock dividing.

4.2.6. [CGPLL0SEL] (PLL selection register for fsys)

Bit	Bit Symbol	After reset	Type	Function
31:8	PLL0SET[23:0]	0x000000	R/W	PLL multiplication setup About a multiplication setup, refer to "2.5.2. The formula and the example of a setting of a PLL multiplication value"
7:3	-	0	R	Read as "0"
2	PLL0ST	0	R	Indicates PLL for fsys selection status. 0: f _{osc} 1: f _{PLL}
1	PLL0SEL	0	R/W	Indicates Clock selection for fsys 0: f _{osc} 1: f _{PLL}
0	PLL0ON	0	R/W	Indicates PLL operation for fsys 0: Stop 1: Oscillation

4.2.7. [CGWUPHCR] (High speed oscillation warming up register)

Bit	Bit Symbol	After reset	Type	Function
31:20	WUPT[15:4]	0x800	R/W	Sets the upper 12 bits of the 16 bits of calculation values of the warm up timer. About a setup of a warming up timer, refer to "2.4.1. The warming up counter for a high speed oscillation"
19:16	WUPT[3:0]	0x0	R	Sets the lower 4 bits of the 16 bits of calculation values of the warm up timer. It is fixed by 0x0.
15:9	-	0	R	Read as "0"
8	WUCLK	0	R/W	Warming up clock selection (Note1) 0: Internal high speed oscillator (IHOSC1) 1: External high speed oscillator (EHOSC)
7:2	-	0	R	Read as "0"
1	WUEF	0	R	Indicates status of the Warming up timer. (Note2) 0: The end of Warming up 1: In warming up operation
0	WUON	0	W	Control the Warming up timer. 0: don't care 1: Warming up operation start.

Note1: Use the internal oscillator for warm up when the CPU returns from STOP1 mode. Do not use an external oscillator when the CPU returns from STOP1 mode.

Note2: Do not modify the registers during the warm up (<WUEF>=1). Set the registers when <WUEF>=0.

4.2.8. [CGWUPLCR] (Low speed oscillation warming up register)

Bit	Bit Symbol	After reset	Type	Function
31:27	-	0	R	Read as "0"
26:12	WUPTL[18:4]	0x4000	R/W	Sets the upper 15 bits of 19 bits of calculation values of the warm up timer. About a setup of a warming up timer, refer to "2.4.2. The warming up counter for a low speed oscillation".
11:8	WUPTL[3:0]	0x0	R	Sets the lower 4 bits of the 19 bits of calculation values of the warm up timer. It is fixed by "0x0".
7:2	-	0	R	Read as "0"
1	WULEF	0	R	Indicates a status of the Warming up timer (Note) 0: The end of Warming up 1: In warming up operation
0	WULON	0	W	Control the Warming up timer control 0: don't care. 1: Warming up operation start.

Note: Do not modify the registers during the warm up (<WULEF>=1). Set the registers when <WULEF>=0.

4.2.9. [CGFSYSENA] (Clock supply and stop register A for fsys)

Bit	Bit Symbol	After reset	Type	Function
31	IPENA31	0	R/W	Enable the Clock of T32A channel7 0: Clock stop 1: Clock supply
30	IPENA30	0	R/W	Enable the Clock of T32A channel6 0: Clock stop 1: Clock supply
29	IPENA29	0	R/W	Enable the Clock of T32A channel5 0: Clock stop 1: Clock supply
28	IPENA28	0	R/W	Enable the Clock of T32A channel4 0: Clock stop 1: Clock supply
27	IPENA27	0	R/W	Enable the Clock of T32A channel3 0: Clock stop 1: Clock supply
26	IPENA26	0	R/W	Enable the Clock of T32A channel2 0: Clock stop 1: Clock supply
25	IPENA25	0	R/W	Enable the Clock of T32A channel1 0: Clock stop 1: Clock supply
24	IPENA24	0	R/W	Enable the Clock of T32A channel0 0: Clock stop 1: Clock supply
23	IPENA23	0	R/W	Enable the Clock of RTC 0: Clock stop 1: Clock supply
22	IPENA22	0	R/W	Enable the Clock of RMC channel0 0: Clock stop 1: Clock supply
21	IPENA21	0	R/W	Enable the Clock of A-ENC channel0 0: Clock stop 1: Clock supply
20	IPENA20	0	R/W	Enable the Clock of A-PMD channel0 0: Clock stop 1: Clock supply
19	IPENA19	0	R/W	Enable the Clock of DMAC Unit B 0: Clock stop 1: Clock supply
18	IPENA18	0	R/W	Enable the Clock of DMAC Unit A 0: Clock stop 1: Clock supply
17	IPENA17	0	R/W	Enable the Clock of PORT V 0: Clock stop 1: Clock supply
16	IPENA16	0	R/W	Enable the Clock of PORT U 0: Clock stop 1: Clock supply
15	IPENA15	0	R/W	Enable the Clock of PORT T 0: Clock stop 1: Clock supply
14	IPENA14	0	R/W	Enable the Clock of PORT R 0: Clock stop 1: Clock supply
13	IPENA13	0	R/W	Enable the Clock of PORT P 0: Clock stop 1: Clock supply
12	IPENA12	0	R/W	Enable the Clock of PORT N 0: Clock stop 1: Clock supply
11	IPENA11	0	R/W	Enable the Clock of PORT M 0: Clock stop 1: Clock supply

Bit	Bit Symbol	After reset	Type	Function
10	IPENA10	0	R/W	Enable the Clock of PORT L 0: Clock stop 1: Clock supply
9	IPENA09	0	R/W	Enable the Clock of PORT K 0: Clock stop 1: Clock supply
8	IPENA08	0	R/W	Enable the Clock of PORT J 0: Clock stop 1: Clock supply
7	IPENA07	0	R/W	Enable the Clock of PORT H 0: Clock stop 1: Clock supply
6	IPENA06	0	R/W	Enable the Clock of PORT G 0: Clock stop 1: Clock supply
5	IPENA05	0	R/W	Enable the Clock of PORT F 0: Clock stop 1: Clock supply
4	IPENA04	0	R/W	Enable the Clock of PORT E 0: Clock stop 1: Clock supply
3	IPENA03	0	R/W	Enable the Clock of PORT D 0: Clock stop 1: Clock supply
2	IPENA02	0	R/W	Enable the Clock of PORT C 0: Clock stop 1: Clock supply
1	IPENA01	0	R/W	Enable the Clock of PORT B 0: Clock stop 1: Clock supply
0	IPENA00	0	R/W	Enable the Clock of PORT A 0: Clock stop 1: Clock supply

Note1: Even if the initial value of a register is set to stop of the clock, the clock is supplied to the register during the reset.

Note2: Please write "0" into the unavailable register bits in the TMPM3HP, TMPM3HM, TMPM3HN. For detail, refer to "5. [Information according to product](#)~~Information according to product~~".

4.2.10. [CGFSYSENB] (Clock supply and stop register B for fsys)

Bit	Bit Symbol	After reset	Type	Function
31	IPENB31	1	R/W	Clock enabling of SIWDT 0: Clock stop 1: Clock supply
30	IPENB30	1	R/W	Write as "1"
29	IPENB29	1	R/W	Write as "1"
28	IPENB28	1	R/W	Write as "1"
27	IPENB27	0	R/W	Write as "0"
26	IPENB26	0	R/W	Write as "0"
25	IPENB25	0	R/W	Write as "0"
24	IPENB24	0	R/W	Write as "0"
23	IPENB23	0	R/W	Enable the Clock of TRGSEL channel0, channel1 0: Clock stop 1: Clock supply
22	IPENB22	0	R/W	Enable the Clock of TRM 0: Clock stop 1: Clock supply
21	IPENB21	0	R/W	Enable the Clock of OFD 0: Clock stop 1: Clock supply
20	IPENB20	0	R/W	Enable the Clock of CRC 0: Clock stop 1: Clock supply
19	IPENB19	0	R/W	Enable the Clock of RAM PARITY 0: Clock stop 1: Clock supply
18	IPENB18	0	R/W	Enable the Clock of DAC channel1 0: Clock stop 1: Clock supply
17	IPENB17	0	R/W	Enable the Clock of DAC channel0 0: Clock stop 1: Clock supply
16	IPENB16	0	R/W	Enable the Clock of COMP channel0 0: Clock stop 1: Clock supply
15	IPENB15	0	R/W	Enable the Clock of ADC Unit A 0: Clock stop 1: Clock supply
14	IPENB14	0	R/W	Enable the Clock of I ² C channel3 0: Clock stop 1: Clock supply
13	IPENB13	0	R/W	Enable the Clock of I ² C channel2 0: Clock stop 1: Clock supply
12	IPENB12	0	R/W	Enable the Clock of I ² C channel1 0: Clock stop 1: Clock supply
11	IPENB11	0	R/W	Enable the Clock of I ² C channel0 0: Clock stop 1: Clock supply
10	IPENB10	0	R/W	Enable the Clock of UART channel5 0: Clock stop 1: Clock supply
9	IPENB09	0	R/W	Enable the Clock of UART channel4 0: Clock stop 1: Clock supply
8	IPENB08	0	R/W	Enable the Clock of UART channel3 0: Clock stop 1: Clock supply
7	IPENB07	0	R/W	Enable the Clock of UART channel2 0: Clock stop 1: Clock supply

Bit	Bit Symbol	After reset	Type	Function
6	IPENB06	0	R/W	Enable the Clock of UART channel1 0: Clock stop 1: Clock supply
5	IPENB05	0	R/W	Enable the Clock of UART channel0 0: Clock stop 1: Clock supply
4	IPENB04	0	R/W	Enable the Clock of TSPI channel4 0: Clock stop 1: Clock supply
3	IPENB03	0	R/W	Enable the Clock of TSPI channel3 0: Clock stop 1: Clock supply
2	IPENB02	0	R/W	Enable the Clock of TSPI channel2 0: Clock stop 1: Clock supply
1	IPENB01	0	R/W	Enable the Clock of TSPI channel1 0: Clock stop 1: Clock supply
0	IPENB00	0	R/W	Enable the Clock of TSPI channel0 0: Clock stop 1: Clock supply

Note1: Even if the initial value of a register is set to stop of the clock, the clock is supplied to the register during the reset.

Note2: Please write "0" into the unavailable register bits in the TMPM3HP, TMPM3HM, TMPM3HN. For detail, refer to "5. Information according to product".

4.2.11. [CGFCEN] (Clock supply and stop register for fc)

Bit	Bit Symbol	After reset	Type	Function
31: 8	-	0	R	Read as "0"
7	FCIPEN07	0	R/W	Enable the clock for DNF Unit A, Unit B. 0: Clock stop 1: Clock supply
6: 0	-	0	R	Read as "0"

4.2.12. [CGSPCLKEN] (Clock supply and stop register for ADC and Debug circuitTrace)

Bit	Bit Symbol	After reset	Type	Function
31:17	-	0	R	Read as "0"
16	ADCKEN	0	R/W	Enable the clock for ADC. 0: Clock stop 1: Clock supply
15:1	-	0	R	Read as "0"
0	TRCKEN	0	R/W	Clock Enable of the Debug circuit (Trace/SWV). 0: Clock stop 1: Clock supply

4.2.13. [RLMLOSCCR] (Low speed oscillation control register)

Bit	Bit Symbol	After reset	Type	Function
7:2	-	0	R	Read as "0"
1	-	0	R/W	Write as "0"
0	XTEN	0	R/W	Selection of an external low speed oscillator of operation 0: Stop 1: Oscillation

Note1: It is initialized only by a Power On Reset.

Note2: It is a register accessed per byte. Bit band access is not allowed.

4.2.14. [RLMSHTDNOP] (Power supply cut off control register)

Bit	Bit Symbol	After reset	Type	Function
7:1	-	0	R	Read as "0".
0	PTKEEP	0	R/W	The I/O control signal in the STOP2 mode is held. 0: Control by Port 1: Hold the state when it changes into "1" from "0". A setup is required in front at the time of STOP2 mode changes.

Note: It is a register accessed per byte. Bit band access is not allowed.

4.2.15. [RLMPROTECT] (RLM write protection register)

Bit	Bit Symbol	After reset	Type	Function
7:0	PROTECT	0xC1	R/W	RLM register write protection control 0xC1: RLM registers are write enable Other than 0xC1: set write protection (protection enable) The writing to [RLMLOSCCR] and the [RLMSHTDNOP] registers. It becomes impossible.

Note: It is a register accessed per byte. Bit band access is not allowed.

5. Information according to product

The information about *[CGFSYSENA]* and *[CGFSYSENB]* which are different according to each product shows below.

5.1. *[CGFSYSENA]*

Table 5.1 Allocation of *[CGFSYSENA]* by product

Bit	Bit Symbol	Connection destination	Channel number/ Unit name/ I/O port name	M3HQ	M3HP	M3HN	M3HM	M3HL
31	IPENA31	T32A	7	✓	✓	✓	✓	✓
30	IPENA30	T32A	6	✓	✓	✓	✓	✓
29	IPENA29	T32A	5	✓	✓	✓	✓	✓
28	IPENA28	T32A	4	✓	✓	✓	✓	✓
27	IPENA27	T32A	3	✓	✓	✓	✓	✓
26	IPENA26	T32A	2	✓	✓	✓	✓	✓
25	IPENA25	T32A	1	✓	✓	✓	✓	✓
24	IPENA24	T32A	0	✓	✓	✓	✓	✓
23	IPENA23	RTC	-	✓	✓	✓	✓	✓
22	IPENA22	RMC	0	✓	✓	✓	✓	✓
21	IPENA21	A-ENC	0	✓	✓	✓	✓	✓
20	IPENA20	A-PMD	0	✓	✓	✓	✓	✓
19	IPENA19	DMAC	B	✓	✓	✓	✓	✓
18	IPENA18	DMAC	A	✓	✓	✓	✓	✓
17	IPENA17	Port	V	✓	✓	✓	✓	✓
16	IPENA16	Port	U	✓	x	x	x	x
15	IPENA15	Port	T	✓	✓	x	x	x
14	IPENA14	Port	R	✓	✓	✓	x	x
13	IPENA13	Port	P	✓	✓	✓	✓	✓
12	IPENA12	Port	N	✓	✓	✓	✓	✓
11	IPENA11	Port	M	✓	✓	✓	✓	✓
10	IPENA10	Port	L	✓	✓	✓	✓	✓
9	IPENA09	Port	K	✓	✓	✓	✓	✓
8	IPENA08	Port	J	✓	✓	✓	✓	✓
7	IPENA07	Port	H	✓	✓	✓	✓	✓
6	IPENA06	Port	G	✓	✓	✓	✓	✓
5	IPENA05	Port	F	✓	✓	✓	x	x
4	IPENA04	Port	E	✓	✓	✓	✓	✓
3	IPENA03	Port	D	✓	✓	✓	✓	✓
2	IPENA02	Port	C	✓	✓	✓	✓	✓
1	IPENA01	Port	B	✓	✓	✓	✓	✓
0	IPENA00	Port	A	✓	✓	✓	✓	✓

✓: Available, x: N/A

5.2. [CGFSYSENB]

Table 5.2 Allocation of [CGFSYSENB] by product

Bit	Bit Symbol	Connection destination	Channel number/ Unit name/ I/O port name	M3HQ	M3HP	M3HN	M3HM	M3HL
31	IPENB31	SIWDT	0	✓	✓	✓	✓	✓
30	IPENB30	-	-	x	x	x	x	x
29	IPENB29	-	-	x	x	x	x	x
28	IPENB28	-	-	x	x	x	x	x
27	IPENB27	-	-	x	x	x	x	x
26	IPENB26	-	-	x	x	x	x	x
25	IPENB25	-	-	x	x	x	x	x
24	IPENB24	-	-	x	x	x	x	x
23	IPENB23	TRGSEL	0, 1	✓	✓	✓	✓	✓
22	IPENB22	TRM	-	✓	✓	✓	✓	✓
21	IPENB21	OFD	-	✓	✓	✓	✓	✓
20	IPENB20	CRC	-	✓	✓	✓	✓	✓
19	IPENB19	RAMPARITY	-	✓	✓	✓	✓	✓
18	IPENB18	DAC	1	✓	✓	✓	✓	✓
17	IPENB17	DAC	0	✓	✓	✓	✓	✓
16	IPENB16	COMP	0	✓	✓	✓	✓	✓
15	IPENB15	ADC	A	✓	✓	✓	✓	✓
14	IPENB14	I ² C	3	✓	✓	x	x	x
13	IPENB13	I ² C	2	✓	✓	✓	✓	✓
12	IPENB12	I ² C	1	✓	✓	✓	✓	x
11	IPENB11	I ² C	0	✓	✓	✓	✓	✓
10	IPENB10	UART	5	✓	✓	✓	✓	✓
9	IPENB09	UART	4	✓	✓	✓	✓	✓
8	IPENB08	UART	3	✓	✓	✓	✓	✓
7	IPENB07	UART	2	✓	✓	✓	✓	✓
6	IPENB06	UART	1	✓	✓	✓	✓	✓
5	IPENB05	UART	0	✓	✓	✓	✓	✓
4	IPENB04	TSPI	4	✓	✓	x	x	x
3	IPENB03	TSPI	3	✓	✓	✓	✓	x
2	IPENB02	TSPI	2	✓	✓	✓	✓	x
1	IPENB01	TSPI	1	✓	✓	✓	✓	x
0	IPENB00	TSPI	0	✓	✓	✓	✓	✓

✓: Available, x: N/A

6. Revision history

Table 6.1 Revision history

Revision	Date	Description
1.0	2017-10-13	First release
2.0	2018-06-21	<ul style="list-style-type: none"> -Bookmark: Deleted "Contents"/"List of figures"/"List of tables". -Conventions: Modified "This" to "The". -Terms and Abbreviations: Corrected A-PMD,CG,SIWDT. -2.4: Modified "high frequency" to "high speed oscillation". -2.4.1: Modified "up-counter" to "up counter". -2.5.2: Modified description under Table2.2. -2.6: Modified "clock, external" to "clock and external". -2.6.1.1: Modified "an oscillator" to "a resonator". -2.7: Added "[CGFCEN]". -3.1.1: Modified description about "mode", "forbid" to "disable", Modified "Port setting status" to "Port pin status" and added "RLM" in the list. -3.1.2: Modified section name, Deleted 1line of description. -3.1.4: Modified description, Modified "Flash Code ROM" to "Code Flash", "Flash Data ROM" to "Data Flash" in Table3.2, Modified Note1, Corrected "WDT" to "SIWDT" in Note2. Added Note6. -3.2: Modified Section name, added "RESET(The backup domain)" in Figure3.1. -3.2.1: Modified description and table. -3.2.2: Modified description and table. -3.2.3: Modified description and table. -3.3.1: Modified description in "Released by Non-Maskable Interrupt (NMI)", Added Note1,Note2 in Table3.3, Modified "WD" to "SIWDT". -3.3.2: Corrected "<WUPT[15:0]>" to "<WUPT[15:4]>". -3.4.1: Modified "IDLE mode" to "at IDLE mode". -3.4.2: Modified to "Warming up" in Figure3.3. -3.4.3: Modified to "Warming up" in Figure3.4. -4.1: Deleted "Reserved",Note2 and description. -4.2.5: Modified "impossible" to "inhibit" in Note1. -4.2.9: Modified in Table described by each symbol, Added Note2. -4.2.10: Modified in Table described by each symbol, Added Note2. -4.2.11: Modified bit7 description. -4.2.13: Corrected bit1 description. -4.2.13/4.2.14/4.2.15.: Delete "When you rewrite," of Note. -5.: Modified description. -5.1: Modified section name, Described all products in Table5.1 -5.2: Modified section name, Described all products in Table5.2 -5.3: Deleted -5.4: Deleted
3.0	2018-07-20	<ul style="list-style-type: none"> -Conventions: Sentence modified "under the license of" to "under license from". -Terms and Abbreviations: Modified "CG". -3.1.1 Modified section in STOP2 Mode. -3.1.4 table 3.2 modified, Note6 deleted. -3.3.1 Table 3.3 modified, Note1 and 2 deleted. -5.1, 5.2 added M3HL information -added the M3HL information into the table 5.1 & 5.2, modified the table name.
3.1	2019-09-17**	<ul style="list-style-type: none"> -Toshiba Logo revised. -Footer layout modified(Copyright, Date, Rev). -Terms and Abbreviations New word added(IA, TPIU). -2.1 Modified description of TRCLKIN(ETM → Trace/SWV). -2.3 Figure 2.1 modified (Debug block(from ETM to TPIU). -2.7 & 2.8 Technical term is modified (from CPU to MCU). -3.1.1 Added the power cut off circuit in STOP2 mode (IA, I²C Wakeup) -3.2 Section & Figure Title changed("Switch to and return from a Low Power Consumption mode" to "Mode State Transition"). -3.3.1 the word changed below the table.(from SIWDT to WDT). -3.3.2 "STOP1 to NORMAL" is modified ("Auto Warming up" is added) -3.3.3 "Reset by other than RESET_N pin" is modified ("STOP2 Release Interrupt). -4.1 Modified the item name ("Function " to "Peripheral Function"). -4.2.9 & 4.2.10 Added "Note2". -4.2.12 Function description of <TRCKEHN> changed(added SWV function to the Debug circuit). -Revised the contents of "RESTRICTIOBS OB PROCUCT USE", added the URL.

RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- **PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE").** Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. **IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT.** For details, please contact your TOSHIBA sales representative or contact us via our website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- **ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.**
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. **TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.**