

# TC3567CFSG-002 Bluetooth<sup>®</sup> low energy IC

**Rev 1.1** 



The Bluetooth<sup>®</sup> word mark and logos are registered trademarks owned by the Bluetooth SIG, Inc. ARM and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere.



# **Contents**

1. (	General Description	4
1.1.	Product Concept	4
1.2.	Features	4
2. F	Pin Function	6
2.1.	TC3567CFSG Pin Assignment (Top View)	6
2.2.	Pin Function Descriptions	7
2.3.	GPIO function list	10
2.4.	Power Supply Pins	12
3. 8	System Configuration	13
3.1.	Block Diagram	13
3.2.	Boot Sequence	14
4. F	Functional Specifications	15
4.1.	Bluetooth® Function	15
4.1.	.1. Supported Function	15
4.1.	.2. Support Protocol Layer	16
4.1.	.3. RF	17
4.1.	.4. Auto Advertise Function	17
4.2.	Reset Interface (Power up sequence)	18
4.2.	2.1. Features	18
4.2.	2.2. Connection Example	18
4.3.	UART Interface	19
4.3.	3.1. Features	19
4.3.	3.2. Connection Example	19
4.3.	3.3. Frame Format	20
4.3.	3.4. Flow Control Function	20
4.3.	3.5. Baud rate	21
4.3.	3.6. TX message spacing function	21
4.3.	3.7. Error Detecting Functions	22
4.3.	3.8. Host Wake up Function	23
4.3.	3.9. HCI mode	23
4	4.3.9.1. HCI Reset	23
4.4.	SPI Interface	24
4.4.	l.1. Features	24
4.4.	1.2. Connection Example	24
4.4.		
4.5.	I <sup>2</sup> C Interface	26
4.5.	5.1. Features	26
4.5.		
4.5.	5.3. Selection of External Pull-up Resistor Value	27
4.5.	5.4. Frame Format	28
4.6.	PWM Interface	
4.6.		
4.6.	S.2. Rhythm Function (Output Masking)	30
4.7.		31
4.7.		_
4.7.	7.2. Descriptions	31

# TC3567CFSG-002

# **TOSHIBA**

4.8.	IC Reference Clock Interface	32
4.8.	1. Features	32
4.8.	2. Connection Example	32
4.9.	Sleep Clock Interface	33
4.9.	1. Sleep Clock Connection Example	33
5. E	Electric Characteristics	34
5.1.	Absolute Maximum Ratings	34
5.2.	Operating Conditions	35
5.3.	DC electric characteristics	36
5.3.	Current Consumption (Design value)	36
5.4.	Built-in Regulator Characteristics	38
5.5.	ADC Characteristics	38
5.6.	RF Characteristics (Design value)	39
5.7.	AC Interface Characteristics (Design value)	41
5.7.	1. UART Interface	41
5.7.	2. I <sup>2</sup> C Interface	42
5	.7.2.1. Normal Mode	42
5	.7.2.2. Fast mode	43
5.7.	3. SPI Interface	44
5.8.	Characteristics of Flash-ROM block	45
6. 8	System Configuration Example	46
6.1.	In HCI mode	46
6.2.	In User-App mode	47
7. F	Package outline	48
7.1.	Outline dimensional drawing TC3567CFSG (P-VQFN40-0505-0.40-005/F01)	48
RESTR	ICTIONS ON PRODUCT USE	49



## 1. General Description

## 1.1. Product Concept

TC3567CFSG (Later omitted TC3567C.) are compliant with 2.4-GHz wireless communication, Bluetooth<sup>®</sup> Ver4.2 low energy. RF analog parts and baseband digital parts are built in them, and TC3567C provides Bluetooth<sup>®</sup> HCI (Host Control Interface) functions and Bluetooth<sup>®</sup> low energy GATT profile functions defined by Bluetooth<sup>®</sup> core specifications. The built-in flash memory for storing applications enables easy implementation of standalone applications that use low-power consumption Bluetooth<sup>®</sup> communication. The TC3567C can be connected to an external host CPU by the UART and controlled with the HCI or the GATT/SM layer control command.

#### 1.2. Features

- Compliant with Bluetooth<sup>®</sup> Ver4.2 low energy
  - ♦ Built-in Bluetooth® Baseband Circuit
  - ♦ Built-in Bluetooth® RF analog Circuit
    - Transmission electric power: 0 dBm
    - Receiver sensitivity: -93.5 dBm
    - RSSI accuracy: ±1 dB (-90 to -10 dBm@input)
    - Internal matching circuit
  - ♦ Built-in ARM® Cortex®-M0 (13 MHz or 26 MHz operation frequency is able to select to run)
  - ♦ Built-in masking ROM
    - Boot program
    - HCI/ extension HCI command
    - GATT/SM layer control API (TCU command; <u>T</u>oshiba <u>C</u>ommand <u>U</u>nit)
    - API for hardware control
  - ♦ Retention SRAM (128 KB with 51 KB available for the user area)
  - ♦ Built-in serial NOR flash memory
    - 128 KB (each sector size: 4 KB)
    - Writing/Erasing endurance: 100,000 times
  - Support up to 4 patch program loader functions and auto patch function
- General Purpose IO (17 ports)
- General Purpose Serial Interfaces
  - ♦ SPI interface (1 ch assigned to a General Purpose IO)
  - ⇒ I<sup>2</sup>C interface (1 ch assigned to a General Purpose IO)
- Host CPU Interface
  - UART interface (9600 bps to 921.6 kbps, 1ch shared with GPIOs)
  - ♦ SPI interface
- Emulator debug control interface
  - ♦ SWD(Serial Wire Debug)2-wire (1 ch)
- Wake-up Interface (2 ch assigned to a General Purpose IO)
  - Wake-up input function from sleep and deep sleep
- > PWM Interface (4 ch assigned to General Purpose IOs)
- > Reference Clock Input (26 MHz)
  - ♦ Built-in oscillator for crystal oscillator connection
- Sleep Clock Input (32.768 kHz)
  - ♦ Built-in oscillator for crystal oscillator connection
- Works as Standalone (In User-App mode, operating by standalone is possible)
- > Sleep and Deep Sleep Functions



- Built-in DCDC converter and LDO
  - Wide range of input power supply voltages supported (Booting power supply voltage : 1.9 to 3.6 V, low battery voltage detection)
- > Built-in general purpose ADC

  - ♦ Internal VDD monitoring (1 ch connected inside)
- RNG function
  - ♦ Random number generator by DRBG and ESG (up to 256 bit)
  - ♦ Support random number test for NIST SP800-22 and BSI
- > RTC
  - ♦ RTC function which has a frequency accuracy of Sleep clock
  - ♦ Clock/calendar function: YY/MM/DD, hh:mm:ss (24-hour clock system), and day of the week
  - Alarm function: hh:mm, set the alarm by day or day of the week, and alarm-triggered interrupt
  - ♦ Leap year function (Not supported for exception handling in every 100th year)
  - ♦ Available during Sleep and Backup modes
- Package:
  - ♦ TC3567CFSG: QFN Package [40 pin, 5 x5 mm, 0.4 mm pitch, 0.9 mm thickness]



#### 2. Pin Function

# 2.1. TC3567CFSG Pin Assignment (Top View)




Figure 2-1 Pin Assignment (Top View)



# 2.2. Pin Function Descriptions

Table 2-1 shows attributes, input/output states for operating modes and descriptions for pin functions. Table 2-4 shows descriptions about power supply pins.

Table 2-1 Pin Functions

Pin name	Pin No.	Attribute	Condition	Functional description
		VDD category	Default	
		Direction	(during reset)	
		Type		
			Reset interface	
RESETX	3	VDDIO	_	Hardware reset input pin.
		IN		Setting this pin to Low level put the system at reset
		Schmitt trigger		state.
			Clock interface	
XOIN	11	VDDCORE	IN	Reference clock input pin. Please use oscillator with
		IN		26 MHz and < 50 ppm accuracy.
		OSC		A feedback resistor is built in between XOIN pin and
				XOOUT pin and a capacity array which can set
				parameters in the crystal oscillation circuit is built-in,
				so that external feedback resistances and
				capacities are unnecessary.
XOOUT	12	VDDCORE	OUT	Oscillator output for Baseband and RF reference
		OUT		clock (26 MHz) pin.
		OSC		A feedback resistor is built in between XOIN pin and
				XOOUT pin and a capacity array which can set
				parameters in the crystal oscillation circuit is built-in,
				so that external feedback resistances and
				capacities are unnecessary.
SLPXOIN	21	VDDIO	IN	Sleep clock input pin from oscillator. Please use an
		IN		oscillator with 32.768 kHz and < 500 ppm accuracy.
		OSC		A feedback resistor is built in between SLPXOIN pin
				and SLPXOOUT pin and a capacity array which
				can set parameters in the crystal oscillation circuit is
				built-in, so that external feedback resistances and
				capacities are unnecessary.
SLPXOOUT	22	VDDIO	OUT	Oscillator output (feedback) pin for the oscillation of
		IN/OUT		32.768 kHz.
		OSC		



Pin name	Pin No.	Attribute	Condition	Functional description
		VDD category	Default	1
		Direction	(during reset)	
		Туре		
	<u> </u>	<b>.</b>	RF interface	
RFIO	7	VDDCORE	_	RF I/O pins.
		IN/OUT		This product incorporates the 50 $\Omega$ matching circuit,
		Analog		so that external matching circuit is unnecessary.
				The RF output pattern should wire with the 50 $\boldsymbol{\Omega}$
				transmission line.
				For details, refer to the hardware application note of
				this product.
		Ge	neral purpose I/O port	
GPIO0	31	VDDIO	Refer to Table 2-2	General purpose I/O pin.
GPIO15	33	IN/OUT		During reset, the input will be disable state with
		Pull-up		disconnecting the Pull-up/Pull-down resistor.
		Pull-down		After the pin configuration by software processing, it
		Schmitt trigger		works as a GPIO pin of the input and output or
				function pin.
				Please refer to Table 2-2.
GPIO1	40	VDDIO	Refer to Table 2-2	General purpose I/O pin.
GPIO2	16	IN/OUT		During reset, the input will be disable state with
GPIO5	36	Pull-up		connecting the Pull-up resistor.
GPIO6	37	Pull-down		After the pin configuration by software processing, it
GPIO7	38	Schmitt trigger		works as a GPIO pin of the input and output or
GPIO8	39			function pin.
GPIO11	35			Please refer to Table 2-2.
GPIO12	34			In addition, GPIO1 pin is used in the case of
GPIO25	2			switching operation modes.
GPIO3	30	VDDIO	Refer to Table 2-2	ADC input and general purpose I/O pin.
GPIO4	29	IN/OUT		During reset, the input will be disable state with
GPIO9	28	Pull-up		disconnecting the Pull-up/Pull-down resistor.
GPIO10	26	Pull-down		After the pin configuration by software processing, it
GPIO14	24	Schmitt trigger		works as a GPIO pin of the input and output or
				function pin or general purpose ADC channel pin.
				Please refer to Table 2-2.
GPIO13	25	VDDIO	Refer to Table 2-2	General purpose IO pin.
		IN/OUT		During reset, the input will be disable state with
		Pull-up		connecting the Pull-up resistor.
		Pull-down		After the pin configuration by software processing, it
		Schmitt trigger		works as a GPIO pin of the input and output or
				function pin.
				Please refer to Table 2-2.



Pin name	Pin No.	Attribute	Condition	Functional description
		VDD category	Default	
		Direction	(during reset)	
		Туре		
SWDCLK	32	VDDIO	Pull-down	Serial Wire debugger clock pin.
		IN		During the reset, it remains in the input state with
		Pull-up		connecting the Pull-down resistor. After the reset is
		Pull-down		released, it will be the input of the Serial Wire
		Schmitt trigger		Debugger clock.
				When not used, this pin should be open.
SWDIO	17	VDDIO	Pull-up	Serial Wire Debugger data pin and operation
		IN/OUT		switching pin.
		Pull-up		During the reset, it remains in the input state with
		Pull-down		connecting the Pull-up resistor. After the reset is
		Schmitt trigger		released, it will be the input and output of the Serial
				Wire Debugger data.
				When not used, this pin should be open.
			IC test interface	
TMODE	4	VDDIO	_	Test mode setting pins.
		IN		This pin is used for IC manufacturing test and need
		Schmitt trigger		to be connected to GND when assembled on a
				board.
TRTEST1	9	VDD12A	_	Analog test pins.
TRTEST2	10	IN/OUT		These pins are used for IC manufacturing test and
		Analog		need to be connected to GND when assembled on
				a board.

9



#### 2.3. GPIO function list

GPIO pins can be assigned to UART I/Fs, serial memory I/Fs and etc. by TC3567C firmware or command from external Hosts. Table 2-2 shows available functions, during reset status and software controlling after reset release for each GPIO pin, and Table 2-3 shows examples of GPIO function settings. About what function name shown in Table 2-2 is assigned to a plurality of pins in the same, please note that it cannot be assigned to select a plurality of pins at the same time.

Table 2-2 Available functions for GPIO

Pin	During reset status	After reset release	Function 1	Function 2	Function 3	Function 4	Analog input	Pin state at unused
GPIO0	Disable/ Hi-Z	Disable/ Disconnection: Pull-up, Pull-down	WakeUp0 Input	_	_	_	_	Open
GPIO1	Disable/ Pull-up	Input/ Pull-up (Note2)	PWM0 Output	_	_	_	_	Open (Note1)
GPIO2	Disable/ Pull-up	Input/ Pull-up (Note2)	PWM1 Output	_	_	_	_	Open (Note1)
GPIO3	Disable/ Hi-Z	Disable/ Disconnection: Pull-up, Pull-down	PWM2 Output	SPI-DOUT Output	_	_	ADC1 Input	Open
GPIO4	Disable/ Hi-Z	Disable/ Disconnection: Pull-up, Pull-down	PWM3 Output	SPI-DIN Input	_	_	ADC2 Input	Open
GPIO5	Disable/ Pull-up	Input/ Pull-up (Note3)	UART1-TX Output	SPI-DOUT Output	_	_	_	Open
GPIO6	Disable/ Pull-up	Input/ Pull-up (Note3)	UART1-RX Input	SPI-DIN Input	_	_	_	Open
GPIO7	Disable/ Pull-up	Input/ Pull-up	I2C-SCL Output	_	SPI-SCS Output	UART1-RTSX Output	_	Open
GPIO8	Disable/ Pull-up	Input/ Pull-up	I2C-SDA I/O	_	SPI-SCLK Output	UART1-CTSX Input	_	Open
GPIO9	Disable/ Hi-Z	Disable/ Disconnection: Pull-up, Pull-down	_	_	_	_	ADC3 Input	Open
GPIO10	Disable/ Hi-Z	Disable/ Disconnection: Pull-up, Pull-down	_	_	_	_	ADC4 Input	Open
GPIO11	Disable/ Pull-up	Input/ Pull-up	I2C-SCL Output	SPI-DOUT Output	_	_	_	Open
GPIO12	Disable/ Pull-up	Input/ Pull-up	I2C-SDA I/O	SPI-DIN Input	_	_	_	Open
GPIO13	Disable/ Pull-up	Input/ Pull-up	UART1-RTSX Output	_	_	_	_	Open
GPIO14	Disable/ Hi-Z	Disable/ Disconnection: Pull-up, Pull-down	UART1-CTSX Input	_	_	_	ADC5 Input	Open
GPIO15	Disable/ Hi-Z	Disable/ Disconnection: Pull-up, Pull-down	WakeUp1 Input	_	_	_	_	Open
GPIO25	Disable/ Pull-up	Input/ Pull-up	_	_	_	_	_	Open

Note1: Handle with care because of using operation mode switching.

Note2: Except in User-App mode, it becomes Pull-down.

Note3: In the HCI mode, the pull-up / pull-down resistor is disconnected.

Note: About the GPIO pin state, the state in case of using in the user application mode is shown. When it is turned on in HCI mode, a part of the state becomes different. Therefore, for detail states of each pin, refer to the software application note.



Table 2-3 Example of GPIO function setting

Pin name	Example of basic	Example of function	Example of function	Example of function	ADC
	setting	setting 1	setting 2	setting 3	
GPIO0	WakeUp0	1	_	_	_
GPIO1	PWM0	PWM0	_	_	_
GPIO2	PWM1	PWM1	_	_	_
GPIO3	SPI-DOUT	PWM2	SPI-DOUT	_	ADC1
GPIO4	SPI-DIN	PWM3	SPI-DIN	_	ADC2
GPIO5	UART1-TX	UART1-TX	SPI-DOUT	_	_
GPIO6	UART1-RX	UART1-RX	SPI-DIN	_	_
GPIO7	SPI-SCS	I2C-SCL	_	SPI-SCS	_
GPIO8	SPI-SCLK	I2C-SDA	_	SPI-SCLK	_
GPIO9	ADC3	_	_	_	ADC3
GPIO10	ADC4		_	_	ADC4
GPIO11	I2C-SCL	I2C-SCL	SPI-DOUT	_	_
GPIO12	I2C-SDA	I2C-SDA	SPI-DIN	_	_
GPIO13	UART1-RTSX	UART1-RTSX	32kHz output	_	_
GPIO14	UART1-CTSX	UART1-CTSX	32kHz output	_	ADC5
GPIO15	WakeUp1		_		_
GPIO25	GPIO25				_

Note: For details, refer to the firmware specifications since other settings of those shown in this table may be possible.



# 2.4. Power Supply Pins

Table 2-4 shows the attributes and descriptions of power supply pins for normal operations.

Table 2-4 Power supply pins

Pin name	Pin number	Attribute	Description
		Туре	
		VDD/GND	
			VDD/GND
VPGM	5	TEST	Test pin
		_	Please connect VPGM to GND.
VBAT	18	VBAT	Power supply pin for DCDC and sleep circuit.
		VDD	Connect the external power source for DCDC and LDO built into the IC.
LX	19	VBAT	DCDC output pin.
		VDD	Please connect to external inductor for DCDC.
VDDCORE1	14	_	DCDC for feedback input, analog circuit power supply pin.
		VDD	Please connect to external inductor for DCDC.
VDDCORE2	15	_	DCDC for feedback input, digital circuit power supply pin.
		VDD	Please connect to external inductor for DCDC.
VDDIO1	1	VDDIO	IO power supply
VDDIO2	23	VDD	Power supply pin for GPIO.
VDDIOFQ	27	VDDIOFQ	Flash ROM external capacitor connection pin.
		VDD	It has been connected to the power supply of the internal flash ROM of the IC.
			As the LDO load capacitor, a capacitor of 0.1 $\mu\text{F}$ or more should be
			connected at the operation temperature.
VSSA	8	Analog	GND pin for analog, this pin needs to be connected to GND.
		GND	
VSSRFIO	6	Analog	GND pin for RFIO, this pin needs to be connected to GND.
		GND	
VSSX	13	Analog	GND pin for OSC, this pin needs to be connected to GND.
		GND	
VSSDC	20	Digital	GND pin for DCDC, this pin needs to be connected to GND.
		GND	
VSSD	FIN	Digital	Die pad ground Fin. Connect the exposed Die Pad to GND because this pad
		GND	is digital ground as well.



# 3. System Configuration

# 3.1. Block Diagram

Figure 3-1 shows block diagram of TC3567C.

TC3567C is powered by single voltage between 1.9 V and 3.6 V.

The chip has built-in DCDC and LDO requiring external capacitors. It uses 26 MHz reference clock and 32.768 kHz sleep clock. External memory interface is SPI or  $I^2$ C, and host CPU interface is UART.




Figure 3-1 Example of TC3567C system configuration



# 3.2. Boot Sequence

The boot sequence of TC3567C is as shown below.

Depending on the pin state of GPIO1 at the time of reset release, it can be used to switch between User-App mode and HCI mode.




Figure 3-2 Boot Sequence of TC3567C



# 4. Functional Specifications

# 4.1. Bluetooth® Function

The Bluetooth® function is realized by using the hardware which is configured with RF analog and baseband, and the software on a mask ROM. Only connecting a crystal oscillator and some discrete parts externally, the Bluetooth® wireless communication can work.

# 4.1.1. Supported Function

This function is compliant with Bluetooth® V4.2 low energy standard. Main supported functions are shown below.

Table 4-1 List of supported functions

Items	Description	Notes
Bluetooth Core	4.2	LE is supported.
v4.0 features	Central	Supported
	Peripheral	Supported
	Multi Profile/point	Supported
	Connection Update	Supported
	Random Address	Supported
	WhiteList	Supported
	Security Property (Just Works)	Supported
	Security Property (PassKey Entry)	Supported
	Security Property (OOB)	Supported
	Security Property (Numeric Comparison)	Supported
	GATT-Client	Supported
	GATT-Server	Supported
	Broadcaster	Supported
	Observer	Supported
v4.1 features	Low Duty Cycle Directed Advertising	Supported
	32-bit UUID support in LE	Supported
	LE L2CAP Connection Oriented Channel Support	Not supported
	LE Privacy v1.1	Supported
	Connection Parameter Request Procedure	Supported
	Extended Reject Indication	Supported
	Slave-initiated Features Exchange	Supported
	LE Ping	Supported
	Act as LE Master and LE Slave at the same time	Supported
	Act as LE Slave to more than one LE Master at the same time	Supported
v4.2 features	LE Data Packet Length Extension	Supported (Note)
	LE Secure Connections	Supported
	Link Layer Privacy	Not supported
	Link Layer Extended Scanner Filter Policies	Supported

Note: LE Data Packet Length Extension is supported but maximum Tx octets is limited by maximum MTU size; 158 octets.



# 4.1.2. Support Protocol Layer

Following figure shows the Bluetooth Protocol and Profile Layer supported.

It has RF control, Link layer, internal HCI, L2CAP, ATT, SMP and GATT.




Figure 4-1 Protocol Layer



#### 4.1.3. RF

Since the RF analog part of TC3567C builds in not only transmission and reception circuits but also the RF switch and the matching circuit, the RFIO pin which is a single I/O does not need an external matching circuit. The wireless device which suits for RF-PHY specifications of Bluetooth<sup>®</sup> low energy can be realized easily by connecting to 50  $\Omega$  wiring.

The transmission power can be selected from intended power between 0 and -20 dBm (4 dB steps). Not only default transmission power but also transmission power to the specified destination can be set. The RSSI of reception block has an accuracy of  $\pm$  2 dB (typ.) to the input signal between -90 and -10 dBm.

#### 4.1.4. Auto Advertise Function

Using an auto advertise function enables repeating transmissions of advertise packets with very small power. The auto advertise function is a function which transmits intended advertise packets without waking CPU up in Backup mode. Then, a scan request and a connection request can be also received. The response to the remote device can be preset in case of receiving a scan request, and when one connection request is received, this function wakes CPU up and leaves a subsequent process to the user software.



# 4.2. Reset Interface (Power up sequence)

#### 4.2.1. Features

Reset interface has the following features.

- > 1.9 to 3.6 V operation
- > Level sensitive asynchronous reset (Low level: reset)

The external reset signal connected to TC3567C should be at reset status (RESETX = Low) when the power is turned on. When the power supply has become over 1.9 V, to be disable the external reset signal (RESETX = High). Then, the crystal oscillation starts, and an internal timer releases the internal reset after the crystal oscillation has become stable.

# 4.2.2. Connection Example

Reset signal can be input by an RC time constant circuit or an asynchronous level sensitive reset IC. Figure 4-2 shows a connection example where TC3567C is power-supplied by an RC time constant circuit. Reset signal can be given by RC time constant circuit. Figure 4-3 shows the timings to reset and reset-release for the power supply.




Figure 4-2 Reset signal connection example




Figure 4-3 Power-on reset release sequence



#### 4.3. UART Interface

#### 4.3.1. Features

TC3567C UART interface has the following features.

- > 1.8 to 3.6 V operation
- Full-duplex start-stop synchronization data transfer (RX, TX, CTSX, RTSX)
- Two-wire start-stop synchronization data transfer (RX, TX) or four-wire start-stop synchronization data transfer (RX, TX, CTSX, RTSX) are available depending on the settings.
- Start bit field (1 bit), data bit field (8 bit, LSB first), stop bit field (1 bit), no parity bit
- Programmable baud rate: 9600 bps to 921.6 kbps.
- More than 3 characters are inserted between TX messages. Interval can be changed on the command.
- > Error detection (receiver timeout error, receiver over run error, receiver frame error)
- Host wake up function

TC3567C communicates commands, status, and data with a host CPU through UART interfaces. The UART interfaces are shared with GPIO pins, and during boot process after a reset, TC3567C firmware assigns UART functions to the GPIOs. The UART interfaces can operate at 1.8 to 3.6 V depending on the VDDIO power supply voltage. Sharing the power supply pin with other hardware interfaces, they cannot operate at a different voltage from the one other hardware interfaces operate at.

#### 4.3.2. Connection Example

TC3567C UART can be connected with an UART interface on a host CPU. Figure 4-4 shows an example of two-wire start-stop synchronization data transfer connection with an external host CPU. Figure 4-5 shows the timing when UART is assigned to GPIO and activated.




Figure 4-4 UART connection example




Figure 4-5 Timing for UART function assignment



#### 4.3.3. Frame Format

TC3567C supports the following format:

Number of data bits: 8 bits (LSB first)Parity bit: no parity

Stop bit: 1 stop bitFlow control: RTSX/CTSX

Figure 4-6 shows UART data frame.




Figure 4-6 UART data frame

#### 4.3.4. Flow Control Function

Hardware flow control is available when TC3567C UART interface is assigned to GPIO5 to GPIO8 (GPIO5, 6, 13, 14) as four-wire start-stop synchronization data transfer. Transmit flow control (CTSX) and receive flow control (RTSX). Figure 4-7 shows signals input and output direction.




Figure 4-7 UART connection example

CTSX (Clear to Send) input signal is used for UART transmitting. Low input indicates the peer device (for example, the host in the Figure 4-7) is ready to receive data, and TC3567C sends data if it has data to transmit. On the other hand, TC3567C stops transmitting on the basis of UART unit frame when CTSX input is high.

RTSX (Request to Send) output signal is used for UART receiving. Low output indicates TC3567C is ready to receive data and requests data to the peer device. TC3567C outputs RTSX low when ready to receive data. When the UART becomes busy and cannot receive data, TC3567C outputs RTSX high, and stops UART communication on the basis of UART unit frame.

Response time of UART transmitting and receiving to flow control signals is between 1 frame to 4 frames depending on the baud rate and internal process status of frame.



#### 4.3.5. Baud rate

UART baud rate of TC3567C is generated from 26 MHz clock. It is calculated from the number of oversampling and the division ratio as follows; The oversampling number can be set between 12 and 17. The division ratio can be set between 1 and 65535.

UART baud rate = 
$$\frac{\text{Baud rate generation clock frequency}}{\text{Number of oversampling} \times \text{Division ratio}}$$

Table 4-2 shows the actual baud rate values that can be set for the TC3567C. The TC3567C can receive data with an error of up to  $\pm 2\%$  of the actual baud rate. Set the baud rate of the host CPU within this range.

Ideal baud rate [bps]	Actual baud rate [bps]	Oversampling number	Division ratio
9600	9587.021	12	226
14400	14396.46	14	129
19200	19174.04	12	113
28800	28856.83	17	53
38400	38461.54	13	52
57600	57777.78	15	30
76800	76923.08	13	26
115200	115555.6	15	15
153600	153846.15	13	13
230400	232142.9	16	7
307200	305882.4	17	5
460800	464285.7	14	4
921600	928571.4	14	2

Table 4-2 Typical UART baud rate configuration

# 4.3.6. TX message spacing function

TC3567C spaces more than 12 time frames between different TX messages making less than 12 time frames between TX frames in a TX message when several TX frames belong to one TX message. Host CPU is able to know the boundaries between TX messages by measuring time frames between TX frames.




Figure 4-8 TX frames and TX messages



# 4.3.7. Error Detecting Functions

TC3567C UART interface has 3 kinds of error detecting functions.

- Receiver timeout error
- Receiver over run error
- Receiver frame error

Receiver timeout error detection judges an error if an UART RX message made from several RX frames has an RX frame interval longer than a certain value. The interval is counted by internal timer. Keep the interval between RX frames less than 12 time frames that belong to an RX message. For UART1, keep intervals between different RX messages more than 12 time frames. For example, 115200 bps has 0.087 ms for 1 frame, the interval between RX messages should be longer than 0.087 ms  $\times$  12 = 1.04 ms. RX messages that has intervals less than 12 time frames gives an error because TC3567C sees them as one UART RX message. Interval of the received frame is the default in the 12 time frame, but it can be changed by the command.




Figure 4-9 RX frames and RX messages

Receiver over run error judges if UART receive frame buffer internal TC3567C is overflowed. Normally, this overflow does not happen when the flow control mentioned in 4.3.4 is activated for data communication.

Receiver frame error judges if failing recognize the unit frame. A frame formation is judged as failure when its start bit is detected and the corresponding stop bit is detected as "0".



# 4.3.8. Host Wake up Function

TC3567C can wakes up its host before sending UART data to the host. This function is disabled by default, but can be assigned to GPIO by command. Host wake up time can be changed by command (10 ms by default).




Figure 4-10 Host wake up

#### 4.3.9. HCI mode

When TC3567C is used in the HCI mode, UART is the host interface to receive HCI commands. The Bluetooth<sup>®</sup> wireless performance can be tested in HCI mode by the measurement equipment which connects the UART directly.

# 4.3.9.1. HCI Reset

Sends a HCl reset command from the host, at least 150  $\mu$ s from the command complete event can be processed the following command successfully.



#### 4.4. SPI Interface

#### 4.4.1. Features

TC3567C has the following main features for a serial memory interface

Operation voltage: 1.8 to 3.6 V

SPI interface

> Chip select: 1 ch

Chip select polarity: Selectable: High-active and Low-active

Serial clock master operation: Polarity and phase are adjustable (4 combinations are selectable)

Serial clock frequency: 25 Hz to 6.5 MHz
 Serial data transfer mode: MSB-first, LSB-first

SPI interface can operate at 1.8 to 3.6 V depending on VDDIO, however, cannot operate at different voltage from ones other interfaces are operate at.

# 4.4.2. Connection Example

TC3567C SPI interface can be connected to serial EEPROMs and serial Flash-ROMs and has 1 chip select port. Figure 4-11 shows a connection example, where a serial Flash-ROM is connected to TC3567C SPI interface.




Figure 4-11 Connection example for serial Flash-ROM using SPI interface



#### 4.4.3. Frame Format

When the SPI interface is connected to external ICs, the first 8 bit (X7 to X0) specifies the address and read or write mode. The command recognition code type and the address bit width should be determined by the external IC in use. For more information in detail, please refer to the technical documents for the external IC.

Figure 4-12 shows an example where 8-bit address is written and then 8-bit data is read. Figure 4-13 shows an example where 8-bit address is written and then 8-bit data is written.




Figure 4-12 SPI format (single byte read)




Figure 4-13 SPI format (single byte write)



#### 4.5. I<sup>2</sup>C Interface

#### 4.5.1. Features

I<sup>2</sup>C has the following main features for a serial interface.

Operation voltage: 1.8 to 3.6 V

▶ I<sup>2</sup>C Interface

> Operation mode: I<sup>2</sup>C bus master

Serial clock frequency: Standard mode (Max 100 kHz), Fast mode (Min 100 kHz to Max 400 kHz)

Output mode: Open-drain output, CMOS output

> Device address format: 7-bit address (10-bit address is not supported)

I<sup>2</sup>C interface can operate at 1.8 to 3.6 V depending on VDDIO, however, cannot operate at different voltage from ones other interfaces are operate at.

# 4.5.2. Connection Example

Figure 4-14 shows a connection example of a serial EEPROM using I<sup>2</sup>C bus interface of the open-drain mode. External pull-up resistors (Rext) are necessary for both serial clock line and serial data line.

Figure 4-15 shows another connection example where I<sup>2</sup>C bus is in the CMOS output mode. Only the serial data line needs Rext because this line can be driven by neither TC3567C nor a serial EEPROM.




Figure 4-14 Connection example for serial EEPROM with I<sup>2</sup>C-bus interface (Open-drain output)




Figure 4-15 Connection example for serial EEPROM with I<sup>2</sup>C-bus interface (CMOS output)



# 4.5.3. Selection of External Pull-up Resistor Value

An external pull-up resistor value needs to be selected by the following equations in case of  $I^2C$  bus interface. Its maximum value is defined by equation (1), in which  $t_r$  is rise time of serial clock and data and  $C_b$  is  $I^2C$  bus capacity. Its minimum value is defined by equation (2), in which VDDIO is a supply voltage for TC3567C,  $V_{ol\_max}$  is the maximum value of low level output voltage, and  $I_{ol}$  is the low level output current. Please set the pull-up resistor value between these lower and upper limits.

$$R_{\text{ext\_max}} = \frac{t_r}{0.8473 \times C_b} \tag{1}$$

$$R_{\text{ext\_min}} = \frac{VDDIO - V_{ol\_max}}{I_{ol}}$$
 (2)

TC3567C supports  $I^2$ C bus standard mode (Max 100 kHz) and  $I^2$ C bus fast mode (Min 100 kHz to Max 400 kHz). The rise time  $t_r$  is 1000 ns for the standard mode and it is 300 ns for the fast mode.  $C_b$  can vary depending on the IC board and how it is implemented. Table 4-3 and Table 4-4 show examples when  $I^2$ C bus capacity is 20 pF.

Table 4-3 External pull-up resistor value for I<sup>2</sup>C standard mode (Cb = 20 pF)

I <sup>2</sup> C bus frequency		Max 100 kHz							
tr [ns]		1000							
Cb [pF]		20							
VDDIO [V]		1.8		3.0			3.6		
Vol_max [V]		0.3		0.4			0.4		
lol [mA]	1	2	4	1	2	4	1	2	4
Rext_min [kΩ]	1.50	0.75	0.38	2.60	1.30	0.65	3.20	1.60	0.80
Rext_max [kΩ]	59.01								

Table 4-4 External pull-up resistor value for I<sup>2</sup>C fast mode (Cb = 20 pF)

I <sup>2</sup> C bus frequency		Min 100 to Max 400 kHz								
tr [ns]		300								
Cb [pF]		20								
VDDIO [V]		1.8			3.0			3.6		
Vol_max [V]	0.3			0.4			0.4			
lol [mA]	1	2	4	1	2	4	1	2	4	
Rext_min [k $\Omega$ ]	1.50	0.75	0.38	2.60	1.30	0.65	3.20	1.60	0.80	
Rext_max [kΩ]		17.70								



#### 4.5.4. Frame Format

For I<sup>2</sup>C format, TC3567C first generates start condition. Then, it sends device recognition address (7 bit: [A6:A0]) and the first byte address ([B7:B0]) for the access target. Next, it goes for read or write sequence. For I<sup>2</sup>C, every data is sent as MSB first. How to specify the value and byte address of the device identification address, and it has been determined in accordance with the device to be connected. In order to be connected, it must match the device to be connected. For read operation, TC3567C returns to the serial memory either receive acknowledge bit (ACK) or receive not acknowledge bit (NACK) every time it receives one byte. For write operation, TC3567C receives either ACK or NACK from the serial memory every time it sends one byte. It can handle not only one byte but also several bytes in a row. TC3567C generates stop condition when it has finished all the read or write of data.

Figure 4-16 shows an example where TC3567C reads two-byte data. Figure 4-17 shows an example where TC3567C writes two-byte data. In these examples, gray texts and lines indicate signals that are given by the serial memory. For read operation, after having read the final byte data, TC3567C returns NACK with which the serial memory gets to know the completion of the read operation.




Figure 4-16 I<sup>2</sup>C format (Serial memory, read)




Figure 4-17 I<sup>2</sup>C format (Serial memory, write)



#### 4.6. PWM Interface

TC3567C has a PWM interface that can be used for LED, buzzer control, etc.

The PWM interface has the following features.

- Arbitrary pulse generation function
- It can select the source clock from 13 MHz and 32.768 kHz
- It has 12-bit clock division setting up to 1/4096: 8 Hz to 16.384 kHz (32.768 kHz), 3.17 kHz to 6.5 MHz (13 MHz)
- > The pulse output can be masked by the regular pattern whose period is one second with 50 ms unit width (Rhythm function).
- It can generate an interrupt which is synchronized to the rhythm pattern period 1 s.
- It can switch the pulse output to Low / High active
- It can adjust the duty cycle of the pulse output.

#### 4.6.1. Pulse Generation Function

Figure 4-18 shows a brief explanation of the pulse generation. TC3567C can adjust output pulse frequency by changing its cycle. Also it can adjust on/off ratio by changing its duty.

The cycle (frequency) can be set from 8 Hz to 16.384 kHz for 32.768 kHz clock, and from 3.17 kHz to 6.5 MHz for 13 MHz clock. The duty can be set from 0% to 100%




Figure 4-18 PWM pulse generation function



# 4.6.2. Rhythm Function (Output Masking)

Figure 4-19 shows the brief explanation of PWM rhythm function. In addition to the one for pulse generation, TC3567C has another timer that has 50 ms  $\times$  20 = 1 s (rhythm counter). That timer has 20-bit register (pattern register), each bit corresponds to the rhythm counter that counts down in every 50 ms. When the pattern register is zero, the PWM output is masked to zero or one. Using this function, LED or buzzer can be on with 1 s periodical pattern




Figure 4-19 PWM Rhythm Function



#### 4.7. ADC

#### 4.7.1. Features

TC3567C has 6 ch of 10-bit ADCs for battery monitoring, analog inputs from external sensors, for example. The ADC has the following features.

- > 5 ch for analog inputs Note: Analog inputs are shared with GPIO pins.
- > 1 ch for VBAT voltage monitor

Note: The reference input is internally connected to VBAT, and the analog input is to built-in VDDCORE2 output. Please refer to 4.7.2 for how to calculate voltage value.

Maximum conversion rate: 1 MS/s

# 4.7.2. Descriptions

The ADC has 10 bits conversion accuracy and can work for input voltages from 0 V to 3.6 V (VBAT). It has 6 ch of analog inputs, and the ch0 is connected to VDDCORE2 output, and the ch1 to ch5 are shared with GPIO pins.

When a battery is used as power source, the reference voltage can slide over time because the battery is connected as reference voltage. In that case, the VDDCORE2 output voltage connected to ch0 can be used as a reference voltage. The input voltage to ch1 to ch5 is converted by the reference voltage of ch0 and the converted value is used to calculate a correct digital value by the CPU. The following shows the conversion method of the input voltage.

Voltage A at time T can be calculated as follows

- (1) VDDCORE2 output voltage (VDDCORE2) on Ch0 should be converted by the ADC. The converted digital value is X.
- (2) The analog signal on Ch1 is converted and the converted digital value is Y.
- (3) When the absolute value of the analog signal on Ch1 is defined as A(V), VDDCORE2(V)/A(V) = X/Y. So,

$$A(V) = VDDCORE2(V) \times Y/X$$

Calculation example:

Suppose ch0 (for ex. VDDCORE2 output is 1.2 V) is converted to 0x0134, and ch1 (measurement target) is converted to 0x0188, the absolute voltage at ch1 A (V) is given by  $1.2 \times 0x0188 / 0x0134 = 1.2 \times 392 / 308 = 1.527$  (V).

Figure 4-20 shows conceptual of voltage conversion.




Figure 4-20 Voltage conversion concept

The ADC converts inputs from ch selected by register settings. When a conversion has finished, the CPU detects it by the interrupt or register polling, and then returns the results. The maximum sampling rate depends on software load on the CPU.

Note: The numerical values are expressed as follows.

Hexadecimal number: 0xABC



#### 4.8. IC Reference Clock Interface

#### 4.8.1. Features

TC3567C has the following features for IC reference clock interface.

Clock frequency: 26 MHz (please adjust the accuracy to < 50 ppm at the temperature in use)

TC3567C doesn't require external feedback resistors and load capacitor because it has an internal feedback resistor and capacitor array. Please adjust capacitor array, based on the specification of the used oscillator and PCB layout and assembly.

# 4.8.2. Connection Example




Figure 4-21 Crystal oscillator connection example



# 4.9. Sleep Clock Interface

TC3567C has the following features for sleep clock interface.

- Crystal oscillator can be connected.
- Clock frequency: 32.768 kHz (please adjust the frequency accuracy to less than or equal to ±500 ppm at the temperature in use.)

Crystal oscillator is connected between SLPXOIN pin and SLPXOOUT pin. TC3567C doesn't require external feedback resistors and load capacitor because it has an internal feedback resistor and capacitor array between SLPXOIN pin and SLPXOOUT pin. Please adjust capacitor array based on PCB layout and assembly if necessary within the range of the crystal's specification.

# 4.9.1. Sleep Clock Connection Example




Figure 4-22 Crystal oscillator connection example



#### 5. Electric Characteristics

# 5.1. Absolute Maximum Ratings

Absolute maximum ratings must not be exceeded even for a moment. Voltages, currents, and temperatures that exceed the absolute maximum ratings can cause break-downs, degradations, and damages not only for ICs but also for other components and boards. Please make sure application designs not to exceed the absolute maximum ratings in any situation.

Table 5-1 Absolute maximum ratings (VSSA = VSSRFIO = VSSDC = VSSD = VSSX = 0 V)

Home	Cumphala	Rati	Llaita		
Items	Symbols	Min Max		- Units	
Power supply	VBAT	-0.3	+3.9	V	
	VDDIO (Note1)	-0.3	+3.9		
Input voltage	VIN	-0.3	VDDIO + 0.3 (Note2)	V	
Output voltage	VOUT	-0.3	VDDIO + 0.3 (Note2)	V	
I/O pin Input current	IIN	-10	+10	mA	
Input power	RFIO	_	+6	dBm	
Storage temperature	Tstg	-40	+125	°C	

Note1: Do not connect VBAT to GND while VDDIO is powered. Current from VDDIO to VBAT through IC may cause damages, break-downs, and degradations.

Note2: Please use VDDIO + 0.3 V not to exceed 3.9 V.



## 5.2. Operating Conditions

TC3567C can operate normally with proven quality under the operating ranges. Any diversion from the operating ranges may cause false operation. Thus, please make sure application design to comply these operating ranges.

Table 5-2 Operating conditions (VSSA = VSSRFIO = VSSDC = VSSD = VSSX = 0 V)

Items		Symbols	Ratings			Units
			Min	Тур.	Max	Units
Power supply	VBAT Operating Voltage1 (Note1)	VBATopr1	1.79	3.00	3.60	V
	VBAT Operating Voltage2 (Note2)	VBATopr2	1.90	3.00	3.60	V
	VDDIO Operating Voltage (Note3)	VDDIOopr	1.80	3.00	3.60	V
	VDDIOFQ Output Voltage (Note3)	VDDIOFQ	_	1.7	_	V
	VDDCORE Voltage (Note3)	VDDCORE1/ VDDCORE2	_	1.2	_	V
RF frequency		Fc	2400	_	2483.5	MHz
Clock frequencies		Reference clock Fck	25.99870	26.00000	26.00130	MHz
		Sleep clock fslclk	32.751616	32.768000	32.784384	kHz
Ambient temp.		Ta	-40	+25	+85	°C

Note1: The internal CPU powers on when the operating voltage rises to the minimum value of the VBAT operating voltage 1.

However, please pay attention that the minimum voltage of the VBAT operating voltage 2 is required for the reading and writing operation of the flash ROM as indicated in the Note 2.

Note2: For reading and writing operation to the flash ROM in the digital block, the power in the range of VBAT operating voltage 2 should be supplied. In the booting process, please release RESET after the voltage rises to the minimum value (1.9 V) because of accessing to the flash ROM to confirm the existence of applications. Moreover, in case of operating in the User-App mode or driving till the under voltage detection turns off the operation, please pay attention to the relation between RW operation to the flash ROM and the voltage.

Note3: Please refer to other documents (application note) for our connection examples.

Please do not input external power supply and do connect external capacitors to VDDIOFQ because they are supplied by the internal LDO.



#### 5.3. DC electric characteristics

# 5.3.1. Current Consumption (Design value)

This section shows current consumption. When the operating temperature (Ta) is 25°C, and the operation of each power supply pin is in the recommendation connection state of our company, the current consumption is an average value.

Table 5-3 Current consumption (VBAT = VDDIO1 = VDDIO2 = 3.0 V, VSSA = VSSRFIO = VSSDC = VSSD = VSSX = 0 V)

Items	Cymbolo	Conditions	Pins	Ratings			Unit
	Symbols Conditions	(Note)	Min	Тур.	Max		
Digital operation	IDD <sub>DIG</sub> (Active1)	_	VBAT	_	0.8	_	mA
Flash read	IDD <sub>RD</sub> (Flash Read)	_		_	2.4	_	
Flash write	IDD <sub>WR</sub> (Flash Write)	_		_	15.6	_	
RX	IDD <sub>RX</sub> (Active2)	_		_	3.3	_	
TX	IDD <sub>TX</sub> (Active3)	Output Power= 0 dBm		_	3.3	_	
Low power mode With Connection	IDDS1 (Sleep)	26 MHz crystal oscillator disabled 32 kHz crystal oscillator enabled	VBAT	_	2.5	_	
Low power mode Without Connection	IDDS2 (Backup)	26 MHz crystal oscillator disabled 32 kHz crystal oscillator enabled		_	2.4	_	μА
Low power mode Without Connection	IDDS (Deep Sleep)	26 MHz crystal oscillator disabled 32 kHz crystal oscillator disabled			0.05		

Note: Power consumption for IO depends on its settings.



Table 5-4 shows DC electric characteristics for each pin under 25°C ambient temperature.

Table 5-4 DC Electric Characteristics (VBAT = VDDIO1 = VDDIO2 = 3.0 V, VSSD = VSSA = VSSRFIO = VSSDC = VSSX = 0 V)

		Con	dition	Measuring Pin		Rating		
Items	Symbols	I/F Voltage	Other Condition	(Note 1)	Min	Тур.	Max	Unit
High Level Input Voltage	VIH	3.0 V	LVCMOS	VDDIO	0.8×VDDIO		_	<b>&gt;</b>
Low Level Input Voltage	VIL	3.0 V	LVCMOS	VDDIO			0.2×VDDIO	V
High Level			Pull-down Off	· VDDIO ·	-10	_	10	
Input Current	IIH	VDDIO =	Pull-down On		10	_	200	•
Low Level		Input Voltage of each pin	Pull-up Off		-10	_	10	μА
Input Current	IIL		Pull-up On		-200	_	-10	
High Level Output Voltage	VOH	3.0 V	IOH = 1 mA	VDDIO	VDDIO-0.6	_	_	V
Low Level Output Voltage	VOL	3.0 V	IOL = 1 mA	VDDIO	_	_	0.4	V

Note 1: Please refer to Table 2-4 for power supply line for each pin.



## 5.4. Built-in Regulator Characteristics

Table 5-5 Built-in regulator characteristics (VBAT = 1.9 to 3.6 V, VSSA = VSSRFIO = VSSDC = VSSD = VSSX = 0 V)

Itomo	Sumbolo.	Pin names and conditions		Lloito		
Items	Symbols	Pin names and conditions	Min	Тур.	Max	Units
Outrout valtages	\ /o. rt1	VDDCORE1/		1.2		V
Output voltages	Vout1	VDDCORE2	_	1.2	_	V

Table 5-6 Built-in regulator characteristics (VBAT = 1.9 to 3.6 V, VSSA = VSSRFIO = VSSDC = VSSD = VSSX = 0 V)

Items	Cumbala	Din names and conditions		Units		
items	Symbols	Pin names and conditions	Min	Тур.	Max	Units
Output voltages	Vout2	VDDIOFQ	_	1.7	_	V

## 5.5. ADC Characteristics

Table 5-7 ADC characteristics (VBAT = 1.9 to 3.6 V, VSSA = VSSRFIO = VSSDC = VSSD = VSSX = 0 V)

Items	Symbols	Condition		Unit		
items	Symbols Condition –		Min	Тур.	Max	Offic
Analog reference voltage	VREFH	_	1.9	3.0	3.6	V
Analog input voltage	VAIN	_	VSSD	_	VREFH	V



## 5.6. RF Characteristics (Design value)

The following conditions are applicable unless otherwise specified.

- ➤ Ta = 25°C
- ➤ VBAT = 3.0 V
- ➤ fx'tal = 26 MHz (Frequency accuracy is adjusted to ±2 ppm at normal temperature)
- ➤ PAOUT= 0 dBm

Table 5-8, Table 5-9 shows RF receiving characteristics and RF transmitting characteristics based on Bluetooth<sup>®</sup> Core Spec. V4.2 low energy.

About some the characteristics data here are design values.

**Table 5-8 RF Characteristic** 

Test Item	Packet	bit	ch.	Condition		Spec.		Unit
reschem	Facket	DIL	GI.	Cortaillori	Min	Тур.	Max	Offic
Output Power	255 octets	PRBS9	0,12, 19,39	peak	_	_	Pavg+ 3 dB	dBm
	OCICIS		15,55	average	_	0	_	
				-5 MHz	_	-60	-30	
In-band Emissions				-4 MHz	_	-55	-30	
				-3 MHz	_	-53	-30	
	255	PRBS9	0,12,	-2 MHz	_	-48	-20	dBm
	octets	PRDS9	19,39	2 MHz	_	-50	-20	UDIII
				3 MHz	_	-53	-30	
					4 MHz	_	-56	-30
				5 MHz	_	-60	-30	
		11110000		Δf1avg (11110000)	225	249.3	275	kHz
Modulation Characteristics	255 octets	10101010	0,12, 19,39	Δf2max (99.9 %)	99.9	100	_	%
Criaracteristics	Ocieis	_	19,59	Δf2avg /Δf1avg	0.8	0.90	_	Ratio
Carrier frequency	255	40404040		average	_	4.4	_	Ld I=
offset (CFO)	octets	10101010		worst	-150	_	150	kHz
Carrier frequency	255	10101010	0,12,	Absolute maximum	_	4.9	50	kHz
drift	octets		19,39					
Carrier frequency drift Rate	255 octets	10101010		Absolute maximum	_	4.9	20	kHz/50 μs



**Table 5-9 RF Characteristics** 

Test Item	Sub Item	Packet	bit	ch.	Condition	Min	Тур.	Max	Unit	
Rx Sensitivity	_	37 octets	_	0,12, 19,3	PER=30.8 % at 1500 packets with dirty	_	-93.5	ı	dBm	
					<=7 MHz	_	-38 or less	1		
					-6 MHz	_	-32	_		
					-5 MHz	_	-26			
	C/I and Receiver Selectivity Performance  PER=30.8 % at 1500 packets  255 octets				-4 MHz	_	-30	_		
					-3 MHz	_	-32			
0,1,1,5,1		D wave:		-2 MHz	_	-35	_			
		PRBS9 U wave:	0,2,12, 19,37,	-1 MHz	_	-2	_	dB		
-		255 001615	GFSK	19,37, 39	0 MHz	_	8	_	uв	
with dirty		PRBS15		1 MHz	_	-2	_			
					2 MHz	_	-30	_		
					3 MHz	_	-38	_		
					4 MHz	_	-40	_		
					5 MHz	_	-44	_		
					=> 6 MHz	_	-38 or less			
					30-2000 MHz	-30	_	_		
Blocking		OFF actata	D wave:	40	2003-2399 MHz	-35	_	_	dDm	
Performance	_		255 octets	PRBS9 U wave: CW	12	2484-2997 MHz	-35	_	_	dBm
			o navo. ovv		3000 M-12.75 GHz	-30	_	_		
			f1=-50 dBm with		-4 MHz					
Intermodulation Performance	1500 packets 255 octets	un-modulati on f2=-50 dBm with PRBS15	0,12, 19,39	+4 MHz	30.8	0	_	%		
Maximum input signal level	PER	255 octets	PRBS9	0,12, 19,39	-10 dBm	30.8	0	-	%	
PER Report Integrity	PER	255 octets	PRBS9	0,12, 19,39	-30 dBm	50	50	65.4	%	

Note: C/I characteristic and blocking characteristic has the relief specs of the logo attestation test of Bluetooth<sup>®</sup> maybe applied. The blocking characteristic measures D wave as 12 ch.



# 5.7. AC Interface Characteristics (Design value)

### 5.7.1. UART Interface

Table 5-10 UART Interface AC characteristics

Symbols	Items	Min	Тур.	Max	Unit
tCLDTDLY	Transmit Data ON from CTSX Low level	192	_	_	ns
tCHDTDLY	Transmit Data OFF from CTSX High level	_	_	2	byte
tRLDTDLY	Received Data ON from RTSX Low level	0		_	ns
tRHDTDLY	Received Data OFF from RTSX High level	_	_	8	byte




Figure 5-1 UART Interface Timing Diagram



# 5.7.2. I<sup>2</sup>C Interface 5.7.2.1. Normal Mode

Table 5-11 I<sup>2</sup>C Interface Normal mode AC Characteristics

Symbols	Items	Min	Тур.	Max	Unit
tDATS	Data set-up time	250	_	_	ns
tDATH	Data hold time	300	_	_	ns
tDATVD	Data validity period	_	_	3450	ns
tACKVD	ACK validity period	_	_	3450	ns
tSTAS	Restart condition set-up time	4700	_	_	ns
tSTAH	Restart condition hold time	4000	_	_	ns
tSTOS	Stop condition set-up time	4000	_	_	ns
tBUF	Bus open period from stop condition to start condition	4700	_	_	ns
tr	Rise up time	_	_	1000	ns
tf	Fall down time	_	_	300	ns
tHIGH	Serial clock period of High	4000	_	_	ns
tLOW	Serial clock period of Low	4700		_	ns
Cb	Bus load capacitance		_	400	pF




Figure 5-2 I<sup>2</sup>C Interface Normal mode Timing diagram



### 5.7.2.2. Fast mode

Table 5-12 I<sup>2</sup>C Interface Fast mode AC Characteristics

Symbols	Items	Min	Тур.	Max	Unit
tDATS	Data set-up time	100	_	_	ns
tDATH	Data hold time	300	_	_	ns
tDATVD	Datavalidity period	_	_	900	ns
tACKVD	ACKvalidity period	_	_	900	ns
tSTAS	Restart condition set-up time	600	_	_	ns
tSTAH	Restart condition hold time	600	_	_	ns
tSTOS	Stop condition set-up time	600	_	_	ns
tBUF	Bus open period from stop condition to start condition	1300	_	_	ns
tr	Rise up time	20 + 0.1Cb	_	300	ns
tf	Fall down time	20 + 0.1Cb	_	300	ns
tSP	Spike pulse width that can be removed	0	_	50	ns
tHIGH	Serial clock period of High	_	1423	_	ns
tLOW	Serial clock period of Low	_	1423	_	ns
Cb	Bus load capacitance	_	_	400	pF




Figure 5-3 I<sup>2</sup>C Interface Fast mode Timing diagram



#### 5.7.3. SPI Interface

Table 5-13 SPI Interface

Symbols	Items	Min	Тур.	Max	Unit
tSPICLKCYC	SPI clock cycle	154	_	_	ns
tSPICLKHPW	SPI clock high pulse width	77	_	_	ns
tSPICLKLPW	SPI clock low pulse width	77	_	_	ns
tSPICSS	SPI chip select setup time	38	_	_	ns
tSPICSH	SPI chip select hold time	77	_	_	ns
tSPIIW	SPI transfer idle pulse width	54			ns
tSPIAS	SPI address setup time	38			ns
tSPIAH	SPI address hold time	77			ns
tSPIDS	SPI data setup time	38			ns
tSPIDH	SPI data hold time	77	_	_	ns

Note: SPI Interface operates on the basis of 1/n frequency of half the frequency of ARM® Cortex®-M0 core clock (6.5 MHz for 13 MHz core clock)




Figure 5-4 SPI Interface timing diagram



## 5.8. Characteristics of Flash-ROM block

Table 5-14 Characteristics of Flash-ROM block (VBAT=1.9 to 3.6 V, VSSA = VSSRFIO = VSSDC = VSSD = VSSX = 0 V)

Item	Cumbal	Condition		Llait		
item	Symbol	Symbol Condition		Тур.	Max	Unit
Number of times of		To=25°C	10 <sup>5</sup>			timos
erase and program	_	Ta=25°C	10			times



### 6. System Configuration Example

An example of system configuration is shown in the following figures.

#### 6.1. In HCI mode

- Host interface=UART and 26 MHz Reference Clock= XOSC Connection.
- XOSC (32.768 kHz) of the dotted line enclosure is unnecessary when the external input (HOST common use) is chosen.
- GPIO and SWD of connection is the connection example of when not in use.




Figure 6-1 Example of TC3567CFSG system configuration (HCI mode)



## 6.2. In User-App mode

- XOSC (32.768 kHz) of the dotted line enclosure is unnecessary when the external input (HOST common use) is chosen.
- GPIO and SWD of connection is the connection example of when not in use.






Figure 6-2 Example of TC3567CFSG system configuration (User-App mode)




## 7. Package outline

## 7.1. Outline dimensional drawing TC3567CFSG (P-VQFN40-0505-0.40-005/F01)







Weight: 0.068 g (Typ.)

Figure 7-1 Package outline (P-VQFN40-0505-0.40-005/F01)



#### RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY
  HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN
  LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific
  applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used
  in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment,
  equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment
  used in finance-related fields. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For
  details, please contact your TOSHIBA sales representative.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of
  patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is
  granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR
  PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING
  WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT
  LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS
  ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION,
  INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF
  INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use
  Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation,
  the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF
  NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.