## TB62214FNG

## BiCD Constant-Current Two-Phase Bipolar Stepping Motor Driver IC

The TB62214FNG is a two-phase bipolar stepping motor driver using a PWM chopper controlled by clock input.

Fabricated with the BiCD process, the TB62214FNG is rated at $40 \mathrm{~V} / 2.0 \mathrm{~A}$.

The on-chip voltage regulator allows control of a stepping motor with a single VM power supply.

## Features

- Bipolar stepping motor driver
- PWM constant-current drive
- Clock input control
- Allows two-phase, 1-2-phase and W1-2-phase excitations.
- BiCD process: Uses DMOS FETs as output power transistors.
- High voltage and current: $40 \mathrm{~V} / 2.0 \mathrm{~A}$ (absolute maximum


Weight : 0.21 g (typ.) ratings)

- Thermal shutdown (TSD), overcurrent shutdown (ISD), and power-on-resets (PORs)
- Packages: HTSSOP48-P-300-0.50

The TB62214FNG is RoHS compliant.

Pin Assignment

## TB62214FNG

(Top View)


## Block Diagram

In the block diagram, part of the functional blocks or constants may be omitted or simplified for explanatory purposes.


Note: All the grounding wires of the TB62214FNG must run on the solder mask on the PCB and be externally terminated at only one point. Also, a grounding method should be considered for efficient heat dissipation.

Careful attention should be paid to the layout of the output, $\mathrm{V}_{\mathrm{DD}}\left(\mathrm{V}_{\mathrm{M}}\right)$ and GND traces, to avoid short-circuits across output pins or to the power supply or ground. If such a short-circuit occurs, the TB62214FNG may be permanently damaged.

Also, utmost care should be taken for pattern designing and implementation of the TB62214FNG since it has the power supply pins (VM, Rs_A, RS_B, OUT_A, $\left.\overline{O U T \_A}, O U T_{-} B, \overline{O U T \_B}, G N D\right)$ particularly a large current can run through. If these pins are wired incorrectly, an operation error or even worse a destruction of the TB62214FNG may occur.

The logic input pins must be correctly wired, too; otherwise, the TB62214FNG may be damaged due to a current larger than the specified current running through the IC.

Please note the above when designing and implementing IC patterns.

## Pin Function

| Pin <br> No. | Pin Name | Function | Pin <br> No. | Pin Name | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | OSCM | Oscillator pin for PWM chopper | 25 | GND | Motor power ground |
| 2 | NC | No connect | 26 | OUT_B2 | B-phase negative driver output |
| 3 | CW/CCW | Motor rotation: forward/reverse | 27 | $\overline{\text { OUT_B1 }}$ |  |
| 4 | MO_OUT | Electric angle monitor | 28 | NC | No connect |
| 5 | D_MODE_1 | Excitation mode control 1 | 29 | GND | Motor power ground |
| 6 | NC | No connect | 30 | NC | No connect |
| 7 | D_MODE_2 | Excitation mode control 2 | 31 | NC | No connect |
| 8 | CLK | An electrical angle leads on the rising edge of the clock input. A motor rotation count depends on the input frequency. | 32 | OUT_B2 | B-phase positive driver output |
| 9 | ENABLE | A-/B-channel output enable | 33 | OUT_B1 |  |
| 10 | RESET | Electric angle reset | 34 | NC | No connect |
| 11 | GND | Logic ground | 35 | Rs_B2 | Power supply of B-phase motor coil and the sink current sensing of B-phase motor coil |
| 12 | NC | No connect | 36 | Rs_B1 |  |
| 13 | Rs_A1 | Power supply of A-phase motor coil and the sink | 37 | NC | No connect |
| 14 | Rs_A2 | current sensing of A-phase motor coil | 38 | NC | No connect |
| 15 | NC | No connect | 39 | $\mathrm{V}_{\mathrm{M}}$ | Power supply |
| 16 | OUT_A1 | A-phase positive driver output | 40 | NC | No-connect |
| 17 | OUT_A2 |  | 41 | $\mathrm{V}_{\mathrm{Cc}}$ | Smoothing filter for logic power supply |
| 18 | NC | No connect | 42 | NC | No connect |
| 19 | NC | No connect | 43 | NC | No connect |
| 20 | GND | Motor power ground | 44 | NC | No connect |
| 21 | NC | No connect | 45 | NC | No connect |
| 22 | $\overline{\text { OUT_A1 }}$ | A-phase negative driver output | 46 | GND | Logic ground |
| 23 | $\overline{\text { OUT_A2 }}$ |  | 47 | Vref_B | Tunes the current level for A-phase motor drive. |
| 24 | GND | Motor power ground | 48 | Vref_A | Tunes the current level for A-phase motor drive. |

## Pin Interfaces





The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes. Absolute precision of the chip internal resistance is $+/-30 \%$.

## CLK Function

The electrical angle leads one by one in the manner of the clocks. The clock signal is reflected to the electrical angle on the rising edge.

| CLK Input | Function |
| :---: | :--- |
| Rise | The electrical angle leads by one on the rising edge. |
| Fall | Remains at the same position. |

## ENABLE Function

The ENABLE pin controls whether or not to let the current flow through a given phase for a stepper motor drive This pin serves to select if the motor is stopped in Off mode or activated. The pin must be fixed to Low on the power-on or power-down of the TB62214FNG. During power on, once the VM voltage has reached the voltage required to operate the motor, set this to High.

| ENABLE Input | Function |
| :---: | :--- |
| $H$ | Output transistors are enabled (normal operation mode). |
| L | Output transistors are disabled (high impedance state). |

## CW/CCW Function

The CW/CCW pin switches rotation direction of stepper motors.
The CW pin outputs the A-phase current $90^{\circ}$ behind than the B-phase current.
The CCW pin outputs the A-phase current $90^{\circ}$ ahead of the B-phase current.

| CW/CCW Input |  | Function |
| :---: | :--- | :--- |
| H | Forward (CW) |  |
| L | Reverse (CCW) |  |

Excitation Mode Select Function

| D_MODE_1 | D_MODE_2 | Function |
| :---: | :---: | :--- |
| L | L | OSC_M, output transistors are disabled (in Standby mode) |
| L | H | Two-phase excitation |
| $H$ | L | 1-2-phase excitation |
| $H$ | $H$ | W1-2-phase excitation |

## RESET Function

The RESET function resets the electrical angle. Always set this to H during power on. Once the VM voltage has reached the voltage required to operate the motor, release RESET.

| RESET Input | Function |
| :---: | :--- |
| L | Normal operation mode |
| H | The electrical angle is reset. |

The phase current while RESET is applied is shown in the table below. MO_OUT is Low at this time.

| Excitation Mode | A-phase Current | B-phase Current |
| :---: | :--- | :--- |
| 2 Phase | $100 \%$ | $100 \%$ |
| $1-2$ Phase | $100 \%$ | $100 \%$ |
| W1-2 Phase | $71 \%$ | $71 \%$ |

## Detection Features

(1) Thermal shutdown (TSD)

The thermal shutdown circuit turns off all the outputs when the junction temperature ( $\mathrm{T}_{\mathrm{j}}$ ) exceeds $150^{\circ} \mathrm{C}$ (typ.). The outputs retain the current states.
The TB62214FNG exits TSD mode and resume normal operation when the TB62214FNG is rebooted or both the D_MODE_1 and D_MODE_2 pins are switched to Low.
(2) Power-ON-resets (PORs) for $\mathrm{V}_{\mathrm{MR}}$ and $\mathrm{V}_{\mathrm{CCR}}$ ( $\mathrm{V}_{\mathrm{M}}$ and $\mathrm{V}_{\mathrm{CC}}$ voltage monitor) The outputs are forced off until $\mathrm{V}_{\mathrm{M}}$ and $\mathrm{VCC}_{\mathrm{C}}$ reach the rated voltages.
(3) Overcurrent shutdown (ISD)

Each phase has an overcurrent shutdown circuit, which turns off the corresponding outputs when the output current exceeds the shutdown trip threshold (above the maximum current rating: 2.0 A minimum). The TB62214FNG exits ISD mode and resumes normal operation when the TB62214FNG is rebooted or both the D_MODE_1 and D_MODE_2 pins are switched to Low.
This circuit provides protection against a short-circuit by temporarily disabling the device. Important notes on this feature will be provided later.

Absolute Maximum Ratings ( $\mathbf{T a}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ )

| Characteristics | Symbol | Rating | Unit | Remarks |
| :--- | :---: | :---: | :---: | :---: |
| Motor power supply | $\mathrm{V}_{\mathrm{M}}$ | 40 | V | - |
| Motor output voltage | $\mathrm{V}_{\text {OUT }}$ | 40 | V | - |
| Motor output current | $\mathrm{I}_{\text {OUT }}$ | 2.0 | A per phase | (Note 1) |
| Digital input voltage | $\mathrm{V}_{\text {IN }}$ | -0.5 to 6.0 | V | - |
| Vref standard voltage | $\mathrm{V}_{\text {ref }}$ | 5.0 | V | - |
| MO output voltage | $\mathrm{V}_{\text {MO }}$ | 6.0 | V | - |
| MO output sink current | $\mathrm{I}_{\mathrm{MO}}$ | 30.0 | mA | - |
| Power dissipation | $\mathrm{P}_{\mathrm{D}}$ | 1.15 | W | - Note 2) |
| Operating temperature | $\mathrm{T}_{\text {opr }}$ | -20 to 85 | ${ }^{\circ} \mathrm{C}$ | - |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ | -55 to 150 | ${ }^{\circ} \mathrm{C}$ | - |
| Junction temperature | $\mathrm{T}_{\mathrm{j}}(\mathrm{MAX})$ | 150 | ${ }^{\circ} \mathrm{C}$ | - |

Note 1: As a guide, the maximum output current should be kept below 1.4 A per phase. The maximum output current may be further limited by thermal considerations, depending on ambient temperature and board conditions.

Note 2: Stand-alone ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )
If Ta is over $25^{\circ} \mathrm{C}$, derating is required at $9.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.
Ta: Ambient temperature
Topr: Ambient temperature while the TB62214FNG is active
$\mathrm{T}_{\mathrm{j}}$ : Junction temperature while the TB62214FNG is active. The maximum junction temperature is limited by the thermal shutdown (TSD) circuitry. It is advisable to keep the maximum current below a certain level so that the maximum junction temperature, $\mathrm{T}_{\mathrm{j}}$ (MAX), will not exceed $120^{\circ} \mathrm{C}$.

Note: The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings.
Exceeding the rating (s) may cause breakdown, damage or deterioration of the device, and may result in injury by explosion or combustion.
The value of even one parameter of the absolute maximum ratings should not be exceeded under any circumstances. The TB62214FNG does not have overvoltage protection. Therefore, the device is damaged if a voltage exceeding its rated maximum is applied.

All voltage ratings including supply voltages must always be followed. The other notes and considerations described later should also be referred to.

## Operating Ranges ( $\mathrm{Ta}=\mathbf{0}$ to $\mathbf{8 5}^{\circ} \mathrm{C}$ )

| Characteristics | Symbol | Min | Typ. | Max | Unit | Remarks |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Motor power supply | $\mathrm{V}_{\mathrm{M}}$ | 10.0 | 24.0 | 38.0 | V | - |
| Motor output current | $\mathrm{I}_{2}$ | - | 1.4 | 2.0 | A | Per phase (Note 1) |
| Digital input voltage | $\mathrm{V}_{\mathrm{IN}}(\mathrm{H})$ | 2.0 | - | 5.5 | V | High-level logic |
|  | $\mathrm{V}_{\mathrm{IN}}(\mathrm{L})$ | -0.4 | - | 1.0 | V | Low-level logic |
| MO output voltage | $\mathrm{V}_{\mathrm{MO}}$ | - | 3.3 | 5.5 | V | With a pull-up resistor |
| Clock input frequency | $\mathrm{f}_{\mathrm{CLK}}$ | - | - | 100 | kHz | - |
| Chopper frequency | $\mathrm{f}_{\mathrm{chop}}$ | 40.0 | 100.0 | 150 | kHz | - |
| Vref reference voltage | $\mathrm{V}_{\text {ref }}$ | GND | - | 3.6 | V | - |
| Voltage across the current-sensing resistor pins | $\mathrm{V}_{\mathrm{RS}}$ | 0.0 | $\pm 1.0$ | $\pm 1.5$ | V | Referenced to the $\mathrm{V}_{\mathrm{M}} \mathrm{pin}(\mathrm{Note} 2)$ |

Note 1: The actual maximum current may be limited by the operating environment (operating conditions such as excitation mode or operating duration, or by the surrounding temperature or board heat dissipation). Determine a realistic maximum current by calculating the heat generated under the operating environment.

Note 2: The maximum $V_{R S}$ voltage should not exceed the maximum rated voltage.

Electrical Characteristics $1\left(\mathbf{T a}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{M}}=\mathbf{2 4} \mathrm{V}\right.$, unless otherwise specified)

| Characteristics |  | Symbol | Test Circuit | Test Condition | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input hysteresis voltage |  | VIN (HIS) | DC | Digital input pins (Note) | 100 | 200 | 300 | mV |
| Digital input current | High | l IN (H) | DC | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ at the digital input pins under test | 35 | 50 | 75 | $\mu \mathrm{A}$ |
|  | Low | IIN (L) | DC | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ at the digital input pins under test | - | - | 1 | $\mu \mathrm{A}$ |
| MO output voltage | High | $\mathrm{V}_{\mathrm{OH}}(\mathrm{MO})$ | - | $\mathrm{IOH}=-24 \mathrm{~mA}$ when the output is High | 2.4 | - | - | V |
|  | Low | $\mathrm{V}_{\mathrm{OL}}(\mathrm{MO})$ | - | $\mathrm{IOL}=24 \mathrm{~mA}$ when the output is Low | - | - | 0.5 | V |
| Supply current |  | $\mathrm{l}_{\mathrm{M} 1}$ | DC | Outputs open, In standby mode | - | 2 | 3 | mA |
|  |  | IM2 | DC | Outputs open, ENABLE = Low | - | 3.5 | 5 | mA |
|  |  | IM3 | DC | Outputs open (two-phase excitation) | - | 5 | 7 | mA |
| Output leakage current | High-side | OH | DC | $\mathrm{V}_{\mathrm{RS}}=\mathrm{V}_{\mathrm{M}}=40 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ | - | - | 1 | $\mu \mathrm{A}$ |
|  | Low-side | IOL | DC | $\mathrm{V}_{\mathrm{RS}}=\mathrm{V}_{\mathrm{M}}=\mathrm{V}_{\text {OUT }}=40 \mathrm{~V}$ | 1 | - | - | $\mu \mathrm{A}$ |
| Channel-to-channel differential |  | -IOUT1 | DC | Channel-to-channel error | -5 | 0 | 5 | \% |
| Output current error relative to the predetermined value |  | -IOUT2 | DC | lout = 1 A | -5 | 0 | 5 | \% |
| $\mathrm{R}_{\text {S }}$ pin current |  | $\mathrm{I}_{\mathrm{RS}}$ | DC | $\mathrm{V}_{\mathrm{RS}}=\mathrm{V}_{\mathrm{M}}=24 \mathrm{~V}$ | 0 | - | 10 | $\mu \mathrm{A}$ |
| Drain-source ON-resistance of the output transistors (upper and lower sum) |  | $\mathrm{R}_{\mathrm{ON}}(\mathrm{D}-\mathrm{S})$ | DC | IOUT $=2.0 \mathrm{~A}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ | - | 1.0 | 1.5 | $\Omega$ |

Note: $\mathrm{V}_{\mathrm{IN}}(\mathrm{L} \rightarrow \mathrm{H})$ is defined as the $\mathrm{V}_{\mathrm{IN}}$ voltage that causes the outputs (OUT_A1, OUT_A2, OUT_B1 and OUT_B2) to change when a pin under test is gradually raised from $0 \mathrm{~V}^{\mathrm{V}} \mathrm{V}_{\mathbb{N}}(\mathrm{H} \rightarrow \mathrm{L})$ is defined as the $\mathrm{V}_{\text {IN }}$ voltage that causes the outputs (OUT_A1, OUT_A2, OUT_B1 and OUT_B2) to change when the pin is then gradually lowered.
The difference between $\mathrm{V}_{\mathbb{I N}}(\mathrm{L} \rightarrow \mathrm{H})$ and $\mathrm{V}_{\mathbb{I N}}(\mathrm{H} \rightarrow \mathrm{L})$ is defined as the input hysteresis.

Electrical Characteristics $2 \mathbf{( T a}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathbf{M}}=\mathbf{2 4} \mathrm{V}$, unless otherwise specified)

| Characteristics | Symbol | Test <br> Circuit | Test Condition | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {ref }}$ input current | Iref | DC | $\mathrm{V}_{\text {ref }}=3.0 \mathrm{~V}$ | - | 0 | 1 | $\mu \mathrm{A}$ |
| $V_{\text {ref }}$ decay rate | $\mathrm{V}_{\text {ref }}$ (GAIN) | DC | $\mathrm{V}_{\text {ref }}=2.0 \mathrm{~V}$ | 1/4.8 | 1/5.0 | 1/5.2 | - |
| TSD threshold (Note 1) | $\mathrm{T}_{\mathrm{j}}$ TSD | DC | - | 140 | 150 | 170 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{M}}$ recovery voltage | $\mathrm{V}_{\text {MR }}$ | DC | - | 7.0 | 8.0 | 9.0 | V |
| Overcurrent trip threshold (Note 2) | ISD | DC | - | 2.0 | 3.0 | 4.0 | A |
| Supply voltage for internal circuitry | $\mathrm{V}_{\mathrm{CC}}$ | DC | $\mathrm{ICC}=5.0 \mathrm{~mA}$ | 4.75 | 5.00 | 5.25 | V |

Note 1: Thermal shutdown (TSD) circuitry
When the junction temperature of the device has reached the threshold, the TSD circuitry is tripped, causing the internal reset circuitry to turn off the output transistors.
The TSD circuitry is tripped at a temperature between $140^{\circ} \mathrm{C}(\mathrm{min})$ and $170^{\circ} \mathrm{C}(\max )$. Once tripped, the TSD circuitry keeps the output transistors off until both the D_MODE_1 and D_MODE_2 pins are switched to Low or the TB62214FNG is rebooted.
The thermal shutdown circuit is provided to turn off all the outputs when the IC is overheated. For this reason, please avoid using TSD for other purposes.

Note 2: Overcurrent shutdown (ISD) circuitry
When the output current has reached the threshold, the ISD circuitry is tripped, causing the internal reset circuitry to turn off the output transistors.
To prevent the ISD circuitry from being tripped due to switching noise, it has a masking time of four CR oscillator cycles. Once tripped, it takes a maximum of four cycles to exit ISD mode and resume normal operation.
The ISD circuitry remains active until both the D_MODE_1 and D_MODE_2 pins are switched to Low or the TB62214FNG is rebooted.
The TB62214FNG remains in Standby mode while in ISD mode.
Note 3: If the supply voltage for internal circuitry ( $\mathrm{V}_{\mathrm{cc}}$ ) is split with an external resistor and used as $\mathrm{V}_{\text {ref }}$ input supply voltage, the accuracy of the output current setting will be at $\pm 8 \%$ when the $\mathrm{V}_{\mathrm{cc}}$ output voltage accuracy and the $\mathrm{V}_{\text {ref }}$ damping ratio accuracy are combined.

Note 4: The circuit design has been designed so that electromotive force or leak current from signal input does not occur when VM voltage is not supplied, even if the logic input signal is input. Even so, regulate logic input signals before resupply of VM voltage so that the motor does not operate when voltage is reapplied.

## Back-EMF

While a motor is rotating, there is a timing at which power is fed back to the power supply. At that timing, the motor current recirculates back to the power supply due to the effect of the motor back-EMF.

If the power supply does not have enough sink capability, the power supply and output pins of the device might rise above the rated voltages. The magnitude of the motor back-EMF varies with usage conditions and motor characteristics. It must be fully verified that there is no risk that the TB62214FNG or other components will be damaged or fail due to the motor back-EMF.

## Cautions on Overcurrent Shutdown (ISD) and Thermal Shutdown (TSD)

The ISD and TSD circuits are only intended to provide temporary protection against irregular conditions such as an output short-circuit; they do not necessarily guarantee the complete IC safety.
If the device is used beyond the specified operating ranges, these circuits may not operate properly: then the device may be damaged due to an output short-circuit.
The ISD circuit is only intended to provide a temporary protection against an output short-circuit. If such a condition persists for a long time, the device may be damaged due to overstress. Overcurrent conditions must be removed immediately by external hardware.

## IC Mounting

Do not insert devices incorrectly or in the wrong orientation. Otherwise, it may cause breakdown, damage and/or deterioration of the device.

AC Electrical Characteristics ( $\mathrm{Ta}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{M}}=\mathbf{2 4}, 6.8 \mathrm{mH} / 5.7 \Omega$ )

| Characteristics | Symbol | Test Circuit | Test Condition | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock input frequency | $\mathrm{f}_{\text {CLK }}$ | AC | $\mathrm{fOSC}=1600 \mathrm{kHz}$ | - | - | 100 | kHz |
| Minimum high pulse width of CLK input filter | TCLK (H) | AC | High time of the clock input frequency | 300 | - | - | ns |
| Minimum low pulse width of CLK input filter | TCLK (L) | AC | Low time of the clock input frequency | 250 | - | - | ns |
| Output transistor switching characteristics | $\mathrm{t}_{\mathrm{r}}$ | AC | - | 150 | 200 | 250 | ns |
|  | $\mathrm{t}_{\mathrm{f}}$ | AC | - | 100 | 150 | 200 | ns |
|  | $\mathrm{t}_{\mathrm{pLH}}$ (CLK) | AC | CLK to OUT | - | 1000 | - | ns |
|  | $\mathrm{t}_{\mathrm{pHL}}$ (CLK) | AC | CLK to OUT | - | 1500 | - | ns |
| Blanking time for current spike prevention | $\mathrm{t}_{\mathrm{BLANK}}$ | AC | $\mathrm{I}_{\text {OUt }}=1.0 \mathrm{~A}$ | 200 | 300 | 500 | ns |
| OSC_M oscillation frequency | fosc | AC | $\mathrm{Cosc}^{\text {a }}=270 \mathrm{pF}, \mathrm{ROSC}=3.6 \mathrm{k} \Omega$ | 1200 | 1600 | 2000 | kHz |
| Chopper frequency range | $\mathrm{f}_{\text {chop(RANGE) }}$ | AC | $\mathrm{V}_{\mathrm{M}}=24 \mathrm{~V}$, Output ACTIVE ( $\mathrm{l}_{\text {out }}=1.0 \mathrm{~A}$ ) | 40 | 100 | 150 | kHz |
| Chopper setting frequency | $\mathrm{f}_{\text {chop }}$ | AC | Output ACTIVE ( $\mathrm{l}_{\text {out }}=1.0 \mathrm{~A}$ ) | - | 100 | - | kHz |
| ISD masking time | ${ }_{\text {t }}$ SD (Mask) | AC | After ISD threshold is exceeded due to an output short-circuit to power or ground | - | 4 | - | CR CLK |
| ISD on-time | $t_{\text {ISD }}$ | AC | After ISD threshold is exceeded due to an output short-circuit to power or ground | 4 | - | 8 | CR CLK |

## Timing Charts of Output Transistors Switching

Timing charts may be simplified for explanatory purposes.


## - Current Waveform in Mixed-Decay Mode

Timing charts may be simplified for explanatory purposes.
Mixed-Decay mode, the purpose of which is constant-current control, starts out in Fast-Decay mode for 37.5\% of the whole period and then is followed by Slow-Decay mode for the remainder of the period.


## - Timing Charts of CLK, Output Current and MO Output

Timing charts may be simplified for explanatory purposes.


## - Current Waveform in Mixed (Slow + Fast) Decay Mode

Timing charts may be simplified for explanatory purposes.

When a current value increases (Mixed-Decay point is fixed to $37.5 \%$ )


When a current value decreases (Mixed-Decay point is fixed to $37.5 \%$ )


The Charge period starts as the internal oscillator clock starts counting. When the output current reaches the predefined current level, the internal RS comparator detects the predefined current level (NF); as a result, the IC enters Slow-Decay mode.

The TB62214FNG transits from Slow-Decay mode to Fast-Decay mode at the point $37.5 \%$ of a PWM frequency (one chopping frequency) remains in a whole PWM frequency period (on the rising edge of the 11th clock of the OSCM clock).

When the OSCM pin clock counter clocks 16 times, the Fast-Decay mode ends; and at the same time, the counter is reset, which brings the TB62214FNG into Charge mode again.

Note: These figures are intended for illustrative purposes only. If designed more realistically, they would show transient response curves.

## - Output Transistor Operating Modes



## Output Transistor Operating Modes

| CLK | U1 | U2 | L1 | L2 |
| :---: | :---: | :---: | :---: | :---: |
| Charge | ON | OFF | OFF | ON |
| Slow-decay Mode | OFF | OFF | ON | ON |
| Fast-decay Mode | OFF | ON | ON | OFF |

Note: This table shows an example of when the current flows as indicated by the arrows in the figures shown above. If the current flows in the opposite direction, refer to the following table.

| CLK | U1 | U2 | L1 | L2 |
| :---: | :---: | :---: | :---: | :---: |
| Charge | OFF | ON | ON | OFF |
| Slow-decay Mode | OFF | OFF | ON | ON |
| Fast-decay Mode | ON | OFF | OFF | ON |

The TB62214FNG switches among Charge, Slow-Decay and Fast-Decay modes automatically for constant-current control.

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

## Calculation of the Predefined Output Current

For PWM constant-current control, the TB62214FNG uses a clock generated by the CR oscillator. The peak output current can be set via the current-sensing resistor ( RRS ) and the reference voltage ( $\mathrm{V}_{\text {ref }}$ ), as follows:

$$
\text { IouT }=\mathrm{V}_{\mathrm{ref}} / 5 \div \mathrm{R}_{\mathrm{S}}(\Omega)
$$

where, $1 / 5$ is the $\mathrm{V}_{\text {ref }}$ decay rate, $\mathrm{V}_{\text {ref }}$ (GAIN). For the value of $\mathrm{V}_{\text {ref }}$ (GAIN), see the Electrical Characteristics table.
For example, when Vref $=3 \mathrm{~V}$, to generate an output current (IOUT) of $0.8 \mathrm{~A}, \mathrm{RRS}$ is calculated as:
$\mathrm{R}_{\text {RS }}=\left(\mathrm{V}_{\mathrm{ref}} / 5\right) \div$ IOUT $=(3 / 5) \div 0.8=0.75 \Omega(\geq 0.5 \mathrm{~W})$

## IC Power Consumption

The power consumed by the TB62214FNG is approximately the sum of the following two: 1) the power consumed by the output transistors, and 2) the power consumed by the digital logic and pre-drivers.

The power consumed by the output transistors is calculated, using the RON (D-S) value of $1.0 \Omega$.
Whether in Charge, Fast Decay or Slow Decay mode, two of the four transistors comprising each H-bridge contribute to its power consumption at a given time.

Thus the power consumed by each H -bridge is given by:

$$
\begin{equation*}
\mathrm{P}(\text { out })=\operatorname{IOUT}(\mathrm{A}) \times \operatorname{VDS}(\mathrm{V})=2 \times \text { IOUT }^{2} \times \operatorname{RON} \tag{1}
\end{equation*}
$$

In two-phase excitation mode (in which two phases have a phase difference of $90^{\circ}$ ), the average power consumption in the output transistors is calculated as follows:

RON $=1.0 \Omega$ (@2.0 A), the sum of the high-side DMOS and low-side DMOS
IOUT $($ Peak $)=1.0 \mathrm{~A}$
$\mathrm{Vm}=24 \mathrm{~V}$
$\mathrm{P}($ out $)=2 \mathrm{Hsw} \times 1.0^{2}(\mathrm{~A}) \times 1.0(\Omega)=2.0(\mathrm{~W})$
The power consumption in the IM domain is calculated separately for normal operation and standby modes:

Normal operation mode: I (IM3) $=5.0 \mathrm{~mA}$ (typ.)
Standby mode: I ( $\left.\mathrm{I}_{\mathrm{M} 1}\right)=2.0 \mathrm{~mA}$ (typ.)

The current consumed in the digital logic portion of the TB62214FNG is indicated as IMx. The digital logic operates off a voltage regulator that is internally connected to the Vm power supply. It consists of the digital logic connected to $\mathrm{Vm}_{\mathrm{M}}(24 \mathrm{~V})$ and the network affected by the switching of the output transistors. The total power consumed by IMx can be estimated as:

$$
\begin{equation*}
\mathrm{P}(\mathrm{IM})=24(\mathrm{~V}) \times 0.005(\mathrm{~A})=0.12(\mathrm{~W}) \tag{3}
\end{equation*}
$$

Hence, the total power consumption of the TB62214FNG is:

$$
\mathrm{P}=\mathrm{P}(\text { out })+\mathrm{P}\left(\mathrm{I}_{\mathrm{M}}\right)=2.12(\mathrm{~W})
$$

The standby power consumption is given by:
$\mathrm{P}($ Standby $)+\mathrm{P}($ out $)=24(\mathrm{~V}) \times 0.002(\mathrm{~A})=0.048(\mathrm{~W})$
Board design should be fully verified, taking thermal dissipation into consideration.

## - OSC-Charge Delay

Timing charts may be simplified for explanatory purposes.
Since the rising level of the OSC waveform is referenced to convert it into the internal CR CLK waveform, about up to 1 us (when CR $=1600 \mathrm{kHz}$ ) of a delay occurs between the OSC waveform and internal CR CLK waveform.


Timing Waveforms of OSC and Internal CR CLK

## Phase Sequences

Two-Phase Excitation Mode


## 1-2-Phase Excitation Mode



W1-2-Phase Excitation Mode


## Overcurrent Shutdown (ISD) Circuitry

ISD Masking Time and ISD On-Time


An overcurrent starts flowing into the output transistors

The overcurrent shutdown (ISD) circuitry has a masking time to prevent current spikes during Irr and switching from erroneously tripping the ISD circuitry. The masking time is a function of the chopper frequency obtained by CR:
masking_time $=4 \times$ CR_frequency
The minimum and maximum times taken to turn off the output transistors since an overcurrent flows into them are:

$$
\text { Min: } 4 \times \text { CR_frequency }
$$

Max: $8 \times$ CR_frequency
It should be noted that these values assume a case in which an overcurrent condition is detected in an ideal manner. The ISD circuitry might not work, depending on the control timing of the output transistors.
Therefore, a protection fuse must always be added to the VM power supply as a safety precaution. The optimal fuse capacitance varies with usage conditions, and one that does not adversely affect the motor operation or exceed the power dissipation rating of the TB62214FNG should be selected.

## Calculating OSCM Oscillating Frequency

The OSCM oscillating frequency can be approximated using the following equation:
$\mathrm{f}_{\mathrm{OSCM}}=\frac{1}{0.56 \times C \times\left(R_{1}+500\right)}$
Where:
C = Capacitor capacity
R1= Resistance
Assigning $C=270 \times 10^{-12}[F], R 1=3600[\Omega]$ to get:
$\mathrm{f}_{\text {oscm }}=1.61 \times 10^{6} \Rightarrow 1.6 \mathrm{MHz}$

## $P_{D}-T a$ (package power dissipation)

When mounted on a special glass-epoxy four-layer board for HTSSOP48-P-300-0.50
(Cu thickness: $55 \mu \mathrm{~m}$ for top layer and bottom layer, $35 \mu \mathrm{~m}$ for middle layers, Size: $100 \mathrm{~mm} \times 110 \mathrm{~mm} \times 1.6 \mathrm{~mm}$, $\theta(\mathrm{j}-\mathrm{a})=30\left[{ }^{\circ} \mathrm{C} / \mathrm{W}\right]$ : typ. $)$


## Example Application Circuits

The values shown in the following figure are typical values. For input conditions, see the Operating Ranges.


Note: Bypass capacitors should be added as necessary.
It is recommended to use a single ground plane for the entire board whenever possible, and a grounding method should be considered for efficient heat dissipation.

In cases where mode setting pins are controlled via switches, either pull-down or pull-up resistors should be added to them to avoid floating states.

For a description of the input values, see the function tables.

The above application circuit example is presented only as a guide and should be fully evaluated prior to production. Also, no intellectual property right is ceded in any way whatsoever in regard to its use.

The external components in the above diagram are used to test the electrical characteristics of the device: it is not guaranteed that no system malfunction or failure will occur.

Careful attention should be paid to the layout of the output, $V_{D D}\left(V_{M}\right)$ and GND traces to avoid short-circuits across output pins or to the power supply or ground. If such a short-circuit occurs, the TB62214FNG may be permanently damaged. Also, if the device is installed in a wrong orientation, a high voltage might be applied to components with lower voltage ratings, causing them to be damaged. The TB62214FNG does not have an overvoltage protection circuit. Thus, if a voltage exceeding the rated maximum voltage is applied, the TB62214FNG will be damaged; it should be ensured that it is used within the specified operating conditions.

## Package Dimensions

## HTSSOP48-P-300-0.50



## Notes on Contents

## 1. Block Diagrams

Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.

## 2. Equivalent Circuits

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

## 3. Timing Charts

Timing charts may be simplified for explanatory purposes.

## 4. Example Application Circuits

The example application circuits shown in this document are provided for reference only. Thorough evaluation and testing should be implemented when designing your application's mass production design. In providing these example application circuits, Toshiba does not grant the use of any industrial property rights.

## 5. Test Circuits

Components in the test circuits are used only to obtain and confirm the device characteristics. These components and circuits are not guaranteed to prevent malfunction or failure from occurring in the application equipment.

## IC Usage Considerations

## Notes on handling of ICs

(1) The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings.
Exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
(2) Use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over current and/or IC failure. The IC will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly or when an abnormal pulse noise occurs from the wiring or load, causing a large current to continuously flow and the breakdown can lead smoke or ignition. To minimize the effects of the flow of a large current in case of breakdown, appropriate settings, such as fuse capacity, fusing time and insertion circuit location, are required.
(3) If your design includes an inductive load such as a motor coil, incorporate a protection circuit into the design to prevent device malfunction or breakdown caused by the current resulting from the inrush current at power ON or the negative current resulting from the back electromotive force at power OFF. IC breakdown may cause injury, smoke or ignition.
Use a stable power supply with ICs with built-in protection functions. If the power supply is unstable, the protection function may not operate, causing IC breakdown. IC breakdown may cause injury, smoke or ignition.
(4) Do not insert devices incorrectly or in the wrong orientation.

Make sure that the positive and negative terminals of power supplies are connected properly. Otherwise, the current or power consumption may exceed the absolute maximum rating, and exceeding the rating(s) may cause breakdown, damage or deterioration of the device, and may result in injury by explosion or combustion.
In addition, do not use any device that has had current applied to it while inserted incorrectly or in the wrong orientation even once.
(5) Carefully select power amp, regulator, or other external components (such as inputs and negative feedback capacitors) and load components (such as speakers).
If there is a large amount of leakage current such as input or negative feedback capacitors, the IC output DC voltage will increase. If this output voltage is connected to a speaker with low input withstand voltage, overcurrent or IC failure can cause smoke or ignition. (The over current can cause smoke or ignition from the IC itself.) In particular, please pay attention when using a Bridge Tied Load (BTL) connection type IC that inputs output DC voltage to a speaker directly.

## Points to remember on handling of ICs

Over current Protection Circuit
Over current protection circuits (referred to as current limiter circuits) do not necessarily protect ICs under all circumstances. If the Over current protection circuits operate against the over current, clear the over current status immediately.
Depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the over current protection circuit to not operate properly or IC breakdown before operation. In addition, depending on the method of use and usage conditions, if over current continues to flow for a long time after operation, the IC may generate heat resulting in breakdown.

## Thermal Shutdown Circuit

Thermal shutdown circuits do not necessarily protect ICs under all circumstances. If the thermal shutdown circuits operate against the over temperature, clear the heat generation status immediately.
Depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the thermal shutdown circuit to not operate properly or IC breakdown before operation.

Heat Dissipation Design
In using an IC with large current flow such as a power amp, regulator or driver, please design the device so that heat is appropriately dissipated, not to exceed the specified junction temperature (TJ) at any time or under any condition. These ICs generate heat even during normal use. An inadequate IC heat dissipation design can lead to decrease in IC life, deterioration of IC characteristics or IC breakdown. In addition, please design the device taking into consideration the effect of IC heat dissipation on peripheral components..

## Back-EMF

When a motor rotates in the reverse direction, stops or slows down abruptly, a current flow back to the motor's power supply due to the effect of back-EMF. If the current sink capability of the power supply is small, the device's motor power supply and output pins might be exposed to conditions beyond maximum ratings. To avoid this problem, take the effect of back-EMF into consideration in your system design.

## RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- Product is intended for use in general electronics applications (e.g., computers, personal equipment, office equipment, measuring equipment, industrial robots and home electronics appliances) or for specific applications as expressly stated in this document. Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact ("Unintended Use"). Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for Unintended Use unless specifically permitted in this document.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.

