RC Snubbers for Step-Down Converters

Description

This document describes the design and effect of RC snubbers for step-down DC-DC converters.
Table of Contents

Description .................................................................................................................................................. 1

Table of Contents .................................................................................................................................. 2

1. Snubbers for reducing voltage spikes and ringing in step-down DC-DC converters ....................... 4
   1.1. Operation of a step-down converter and mechanism of voltage spike and ringing generation .................................................................................................................................................. 4
   1.2. Voltage spike and ringing suppression using an RC snubber ......................................................... 6
   1.3. Considering the snubber resistor and capacitor values ..................................................................... 7

2. Verification of an RC snubber through simulation ............................................................................ 8
   2.1. Voltage waveform of a step-down converter without a snubber .................................................... 8
   2.2. Step-down converter with an RC snubber and its effect ................................................................. 11
      2.2.1. RC snubber constants ............................................................................................................. 11
      2.2.2. Effect of the RC snubber ...................................................................................................... 12
      2.2.3. Effect of the RC snubber on reducing the spike voltage ....................................................... 13

3. Related information .......................................................................................................................... 14
   3.1. High-side MOSFET (Q1) ............................................................................................................. 14
   3.2. Low-side MOSFET (Q2) .............................................................................................................. 15

RESTRICTIONS ON PRODUCT USE .................................................................................................... 18

List of Figures

Figure 1.1 Step-down switching converter .............................................................................................. 4
Figure 1.2 Equivalent circuit for the step-down switching converter immediately after the turn-on of Q1 .................................................................................................................................................. 4
Figure 1.3 Snubber operation .................................................................................................................. 6
Figure 2.1 Step-down converter simulated .............................................................................................. 8
Figure 2.2 Results of Q2 spike voltage simulation under different parasitic inductance conditions .................................................................................................................................................. 9
Figure 2.3 Enlarged view of Figure 2.2(c): Timing of voltage spike generation ................................. 10
Figure 2.4 Step-down converter with an RC snubber ............................................................................ 11
Figure 2.5 Reading Cp from the capacitance - VDS curves ................................................................. 11
Figure 2.6 Q2 spike voltage simulation: Effect of the RC snubber ....................................................... 12
Figure 2.7 Q2 spike voltage simulation: Difference due to the presence or absence of an RC
Figure 3.1 Gate drive resistors in a step-down converter

Figure 3.2 Q2 spike voltage simulation: Difference according to the gate drive of the high-side MOSFET

Figure 3.3 Impedance-matching circuit
1. Snubbers for reducing voltage spikes and ringing in step-down DC-DC converters

Shutting off current in a switching circuit causes a sharp increase in voltage due to stray inductance and self-inductance. In order to reduce a rise in voltage, it is most important to reduce wire stray inductance. This application note describes an alternative way of reducing voltage spikes and ringing using a snubber.

Specifically, this application note focuses on an RC snubber that can be used to suppress voltage spikes and high-frequency ringing produced by the switching of a step-down DC-DC converter (hereinafter simply referred to as a “step-down converter”).

1.1. Operation of a step-down converter and mechanism of voltage spike and ringing generation

Figure 1.1 shows a basic step-down converter circuit, which operates as described below.

![Figure 1.1 Step-down switching converter](image)

Figure 1.2 Equivalent circuit for the step-down switching converter immediately after the turn-on of Q1

(1) Basic operation of the step-down converter

The following step numbers correspond to the current path numbers in Figure 1.1.

Step 1. Q1 turns on and charges the output capacitor COUT via the inductance L.

Step 2. When Q1 turns off, a freewheeling current flows through the L-COUT-Q2 loop via the body diode of Q2.

(This period is a dead time during which both Q1 and Q2 are off.)

Step 3. Q2 turns on, and a current flows through L, COUT, and Q2 (from source to drain). (Q2 operates as a synchronous rectifier.)

Step 4. Q2 turns off, causing the freewheeling current to flow through its body diode. (This period is a dead time.)

Step 5. Q1 turns on, causing a current to flow to the inductance L. A reverse recovery current flows through the body diode of Q2.

After the current flowing through the body diode of Q2 disappears, the step-down converter cycles through Steps 1 to 5 again. The output voltage (VOUT) of the step-down converter is determined by
its input voltage \(V_{IN}\) and the on-duty cycle of \(Q_1\).

\[
V_{OUT} \approx \text{Duty}(Q_1) \times V_{IN}, \text{ where Duty}(Q_1) \text{ is the on-duty cycle of } Q_1.
\]

(2) Voltage spikes and ringing

At Step 5, the parasitic inductance and capacitance form a resonant circuit, causing transient voltage spikes and ringing. While \(Q_1\) is transitioning to the on state and \(Q_2\) to the off state at Step 5, \(C_{IN}\) exhibits a very large capacitance, causing them to be short-circuited. \(L\) is also very large and can be considered to be open-circuited. At this time, the step-down converter of Figure 1.1 can be modeled as an equivalent circuit as shown in Figure 1.2.

The main source of the parasitic capacitance \((C_P)\) is the \(C_{OSS}\) of \(Q_2\) whereas the sources of the parasitic inductances \((L_1, L_2, L_D, \text{ and } L_S)\) are wires and \(Q_1\) and \(Q_2\). Let the sum of these inductances be \(L_P\). Then, \(C_P, L_P, \text{ and } r_S\) form an LCR series resonance circuit. \(r_S\), which mainly consists of the equivalent series resistance (ESR) of \(C_{IN}\) and the on-resistance of \(Q_1\), is negligibly small. Therefore, voltage spikes and ringing can be defined as resonance between \(C_P (C_{OSS} \text{ of } Q_2)\) and \(L_P\) (wire inductance). The following subsections discuss an RC snubber that effectively suppresses this resonance phenomenon.
1.2. Voltage spike and ringing suppression using an RC snubber

As explained in Section 1.1, voltage spikes and ringing might be generated in a step-down converter at the turn-on of a switching device. This subsection describes an RC snubber, one of the measures used to protect against transient voltages.

A snubber is a protection circuit that suppresses transient voltages that are produced when a current is shut off. Snubbers are used to suppress voltage spikes caused by the switching of not only mechanical switches but also transistors and diodes. Snubbers protect not only switching devices but also other electronic parts and reduce switching noise. An RC snubber uses a resistor in series with a capacitor and is connected in parallel with a device that is subject to voltage spikes.

Figure 1.3 shows a simplified diagram of a step-down converter with an RC snubber. While an RC snubber suppresses voltage spikes and ringing produced by switching, the snubber resistor $R_{SNB}$ causes a power loss during the charging and discharging of the snubber capacitor $C_{SNB}$. It is therefore necessary to select $R_{SNB}$ and $C_{SNB}$, considering a trade-off between their voltage spike and ringing suppression effect and a power loss of $R_{SNB}$.

Figure 1.3 shows the charge/discharge path for the RC snubber. As described in (2) of Section 1.1, when $Q_1$ turns on, a spike voltage is induced across $Q_2$ with ringing. When this occurs, the spike voltage is charged into the snubber capacitor $C_{SNB}$ via the path $V_{IN} \rightarrow Q_1 \rightarrow R_{SNB} \rightarrow C_{SNB}$. Therefore, the RC snubber helps reduce the peak spike voltage and ringing.

When $Q_1$ turns off, a current flows through $L$, $C_{OUT}$, and the body diode of $Q_2$ (as explained at Step 2 in (1) of Section 1.1). At the same time, the charge stored in the snubber capacitor $C_{SNB}$ is discharged through the snubber-$L$-$C_{OUT}$ loop (i.e., the discharge path shown in Figure 1.3(b)).

![Figure 1.3 Snubber operation](image-url)
1.3. Considering the snubber resistor and capacitor values

The resistor \( R_{\text{SNB}} \) and capacitor \( C_{\text{SNB}} \) values of an RC snubber are determined according to the resonance conditions (voltage spike and ringing) of the step-down converter.

a. Conditions of the resonant circuit

To determine the snubber resistor and capacitor values, it is necessary to consider the inductance and parasitic capacitance of the loop in which voltage spikes and ringing (resonance) occur as well as the ringing frequency as described below. The assumption is that ringing occurs through the equivalent circuit shown in Figure 1.2.

1) Ringing frequency \( f_p \)

The ringing frequency \( f_p \) is measured using the waveform of a step-down converter without a snubber.

(If the parasitic capacitance \( C_p \) and the stray inductance \( L_p \) are known, \( f_p \) can be calculated as \( f_p = 1/(2\pi\sqrt{L_p/C_p}) \).)

2) Parasitic capacitance \( C_p \)

The parasitic capacitance \( C_p \) of the resonance loop is almost equal to the \( C_{\text{OSS}} \) of Q2. Read \( C_{\text{OSS}} \) at the input voltage (\( V_{\text{in}} \)) from a graph shown in the relevant MOSFET datasheet. (See Supplement A if the capacitance-VDS curve is not shown in the datasheet.)

3) Parasitic inductance \( L_p \)

The parasitic inductance \( L_p \) can be calculated as follows from the parasitic capacitance \( C_p \) and the ringing frequency \( f_p \):

\[
L_p = \frac{1}{(2\pi f_p)^2 \times C_p}
\]

Equation 1

(See Supplement B.)

b. Snubber resistor \( R_{\text{SNB}} \) value

To maximize the positive effect of the snubber and minimize its negative effect (i.e., reflection from the snubber), the impedance of the snubber is generally matched to that of the circuit producing the ringing. For this purpose, use a snubber resistor \( R_{\text{SNB}} \) with a value equal or close to the characteristic impedance \( Z \) of the resonant circuit.

\[
R_{\text{SNB}} = \text{characteristic impedance } Z = \frac{L_p}{\sqrt{C_p}}
\]

Equation 2

(See Supplement C.)

If the ringing frequency \( f_p \) is known, the \( R_{\text{SNB}} \) value can be calculated as follows:

\[
R_{\text{SNB}} = 1/(2\pi f_p \times C_p) = 2\pi f_p \times L_p
\]

Equation 3

c. Snubber capacitor \( C_{\text{SNB}} \) value

A snubber capacitor \( C_{\text{SNB}} \) with a greater value has a more positive effect. However, there is a trade-off between the \( C_{\text{SNB}} \) value and a power loss\(^*1\) as described above. Generally, a snubber capacitor with a value one to four times the parasitic capacitance \( C_p \) is used, taking a power loss into consideration.
*1 Power loss caused by the RC snubber

When the charging and discharging of a snubber capacitor (C_{SNB}) complete within a switching period, the power loss of the RC snubber can be considered to be equal to the power dissipation of R_{SNB} due to charging and discharging. Hence:

\[ P_{SNB} = \frac{1}{2} \times C_{SNB} \times V_{IN}^2 \times f_{sw} \times 2 = C_{SNB} \times V_{IN}^2 \times f_{sw} \text{ Equation 4} \]

where \( P_{SNB} \) is the power loss of the RC snubber (dissipated by R_{SNB}) and \( f_{sw} \) is the switching frequency of the step-down converter.

If R_{SNB} is not connected to C_{SNB}, only an energy transfer occurs during the charging of C_{SNB}. In this case, the power loss is half the result of Equation 4 since no power is dissipated by R_{SNB}.

2. Verification of an RC snubber through simulation

This section simulates the voltage spikes and ringing of a step-down converter to verify the effect of an RC snubber.

It should be noted that the results of simulation might not exactly match the behavior of an actual circuit.

2.1. Voltage waveform of a step-down converter without a snubber

The 50 W step-down converter shown in Figure 2.1 has an input voltage (V_{IN}) of 12 V and an output voltage (V_{OUT}) of 5 V. It uses 30 V / 38 A products of the Toshiba U-MOSVIII-H series as a switching device. (Its switching frequency is 250 kHz.)

![Figure 2.1 Step-down converter simulated](image-url)
(1) Spike voltage and ringing

In Figure 2.1, when Q1 turns on, the body diode of Q2 transitions from the freewheeling mode to the reverse recovery mode. The drain-source voltage spike at Q2 occurs because of the current slope (di/dt) of this transition and the inductance of the VIN-Q1-Q2-GND loop. The magnitude of ringing voltage spikes is determined by the parasitic inductance and the capacitance (COSS) of Q2. The spike voltage increases with the increase in the parasitic inductance.

Figure 2.2 shows how the parasitic inductance affects spike voltage.

(a) In the absence of parasitic inductance: The VIN-Q1-Q2-GND loop has zero inductance.

(b) In the presence of only MOSFET inductance: Only Q1 and Q2 have parasitic inductance.

Wires have no inductance.

\[
L_D = (0.3 \text{ nH} + L_S = 0.7 \text{ nH}) \text{ per MOSFET}
\]

(c) In the presence of both MOSFET and wire inductances: Q1 and Q2 have parasitic inductance, and wires also have inductance.

\[
( L_D = 0.3 \text{ nH} + L_S = 0.7 \text{ nH}) \text{ per MOSFET plus } L_{SQ1}, L_{DQ2}, \text{ and } L_{SQ2} (2 \text{ nH each})
\]

Figure 2.2 Results of Q2 spike voltage simulation under different parasitic inductance conditions
(2) Mechanism of voltage spike generation

Figure 2.2(c) shows large voltage spikes. Figure 2.3 provides an enlarged view of voltage spikes to show their timing.

In Figure 2.1, when Q1 turns on, the body diode of Q2 transitions from the freewheeling mode to the reverse recovery mode. A change in current (di/dt) due to carrier recombination during reverse recovery and the inductance of the V_{IN}-Q1-Q2-GND loop cause a spike voltage (v_{Spike}) of L×di/dt (where L is the sum of MOSFET and wire inductances).

![Figure 2.3 Enlarged view of Figure 2.2(c): Timing of voltage spike generation](image-url)
2.2. Step-down converter with an RC snubber and its effect

2.2.1. RC snubber constants

Figure 2.4 shows the step-down converter with an RC snubber simulated. First, let’s obtain the RC snubber constants.

For actual applications, the ringing waveform is observed in order to calculate the parasitic inductance and capacitance (Section 1.3.a). Here, suppose that the total parasitic inductance is 7 nH as shown in Figure 2.4 (not including the internal inductance \( L_D + L_S \) of the package of \( Q_2 \)) and that the parasitic capacitance of the MOSFET is equal to \( C_{OSS} \).

![Figure 2.4 Step-down converter with an RC snubber](image)

(1) Parasitic inductance \( (L_P) = 7 \) nH

(2) Parasitic capacitance \( (C_P) \)

The assumption is that \( C_P \) is equal to the \( C_{OSS} \) of \( Q_2 \) when the input voltage \( (V_{IN}) \) is applied. In this example, \( V_{IN} = 12 \) V. From the MOSFET datasheet, \( C_{OSS} \) (\( \approx C_P \)) is read as 650 pF at \( V_{DS} = 12 \) V (Figure 2.5).

![Figure 2.5 Reading \( C_P \) from the capacitance - \( V_{DS} \) curves](image)
(3) Considering the snubber resistor ($R_{SNB}$) value

Based on the discussion of Section 1.3.b, let’s use a snubber resistor ($R_{SNB}$) with a value equal to the characteristic impedance ($Z$) of the resonant circuit.

$$R_{SNB} = \text{characteristic impedance } Z = \frac{L_P}{\sqrt{C_P}}$$

Substituting $7 \, \text{nH}$ into $L_P$ and $650 \, \text{pF}$ into $C_P$, $R_{SNB}$ is calculated to be roughly $3.3 \, \Omega$.

($L_P$ does not include the internal inductance ($L_D+L_S$) of the package of Q2.)

(4) Considering the snubber capacitor ($C_{SNB}$) value

Generally, a snubber capacitor with a value one to four times the parasitic capacitance ($C_P$) is used. Let’s use $C_{SNB}$ with a capacitance of $650 \, \text{pF}$ as a reference point.

### 2.2.2. Effect of the RC snubber

Figure 2.6 shows the results of voltage spike simulation with different $R_{SNB}$ and $C_{SNB}$ values, including $R_{SNB}=3.3 \, \Omega$ and $C_{SNB}=650 \, \text{pF}$ as reference points.

1. Increasing $C_{SNB}$ decreases spike and ringing voltages.
2. Large $R_{SNB}$ reduces the effect of the RC snubber whereas small $R_{SNB}$ causes high-frequency oscillation. The optimal $R_{SNB}$ value is close to the characteristic impedance of the resonant circuit.

As shown in Figure 2.6, an appropriate snubber reduces the spike voltage and the ringing settling time.

![Figure 2.6 Q2 spike voltage simulation: Effect of the RC snubber](image-url)
2.2.3. Effect of the RC snubber on reducing the spike voltage

As described in (2) of Section 2.1, voltage spikes occur because of the di/dt during the carrier recombination period (t_{rr2}) of the reverse recovery current of the body diode and the parasitic inductance. Assuming that the parasitic inductance is constant, it is necessary to reduce the di/dt slope during t_{rr2} in order to reduce spike voltages. Figure 2.7 shows the differences in di/dt and spike voltage, depending on the presence or absence of an RC snubber. As the snubber charging current is added to the reverse recovery current, the step-down converter with an RC snubber has a shallower di/dt slope and consequently lower peak spike voltage. In Figure 2.7, V_{DSP} is as follows:

- Without a snubber:
  \[ V_{DSP} = 2.04 \text{ A/ns} \times 7 \text{ nH} + 12 \text{ V} = 26.3 \text{ V} \] (Simulation result: (a) in Figure 2.6, V_{DSP} = 27 V)

- RC snubber with a 3.3 Ω resistor and a 650 pF capacitor:
  \[ V_{DSP} = 1.35 \text{ A/ns} \times 7 \text{ nH} + 12 \text{ V} = 21.5 \text{ V} \] (Simulation result: (c-2) in Figure 2.6, V_{DSP} = 22.1 V)

![Figure 2.7 Q2 spike voltage simulation: Difference due to the presence or absence of an RC snubber](image-url)
3. Related information

To eliminate voltage spikes, it is important to minimize wire inductance. In the case of a step-down converter, it is also important to select appropriate MOSFETs and gate drive conditions in addition to using an RC snubber.

3.1. High-side MOSFET (Q1)

(1) Reducing the turn-on speed of the high-side MOSFET (Q1) helps suppress voltage spikes and ringing. The turn-on speed can be reduced by using a MOSFET with a large gate charge, particularly with a large gate switch charge\(^*2\) (Q\(_{SW}\)), or by using a large gate drive resistor (R\(_G\)). However, since there is a trade-off between the turn-on speed and the switching loss, it is also necessary to understand the voltage spike and power loss of the low-side MOSFET (Q2).

\(^*2\) The amount of charge stored in the gate capacitance from when the gate-source voltage has reached V\(_{th}\) until the end of the Miller plateau, which affects the switching characteristics of a MOSFET.

(2) Verification of the gate resistor (R\(_{GQ1}\)) for Q1

Figure 3.2 compares the spike and ringing voltages generated when gate resistors (R\(_{GQ1}\)) of 0 Ω and 50 Ω are inserted to Q1 gate of the step-down converter as shown in Figure 3.1. Inserting a larger gate resistor reduces the switching speed of Q1 and makes the di/dt slope of the reverse recovery current shallower. Consequently, the peak spike voltage is reduced.

![Figure 3.1 Gate drive resistors in a step-down converter](image)

Peripheral circuits around synchronized rectification controller IC are simplified in this figure.
3.2. Low-side MOSFET (Q2)

The low-side MOSFET (Q2) should have a body diode that provides soft recovery with small reverse recovery charge. Generally, low-voltage MOSFETs (with a $V_{DSS}$ of 60 to 100 V) exhibit soft recovery with small reverse recovery charge.

The MOSFETs of the Toshiba U-MOSVIII-H and U-MOSIX-H series incorporate an RC snubber and thus exhibit excellent characteristics.

Supplemental information

Supplement A: Calculating the MOSFET capacitance

If the datasheet of the low-side MOSFET does not show the $C_{OSS}$ value at $V_{IN}$ (input voltage), it can be measured in the following manners when designing a step-down converter.

Method 1

Connect a capacitor ($C_{PO}$) between the drain and source pins of the low-side MOSFET and find the $C_{PO}$ value that halves the ringing frequency. The parasitic capacitance ($C_P$) of the low-side MOSFET is equal to one-third of $C_{PO}$:

$$C_P = \frac{C_{PO}}{3}$$

$$f_P = \frac{1}{2\pi\sqrt{L C}}$$

Hence, $(C_P + C_{PO})$ must be four times as large as $C_P$ to reduce the ringing frequency by half.

$$(C_P + C_{PO}) = 4C_P$$

Hence, $C_P = \frac{C_{PO}}{3}$
Method 2

Measure the ringing frequency \( f_p \) from an actual waveform. Next, connect a capacitor \( (C_{PO}) \) between the drain and source pins of the low-side MOSFET and calculate the ringing frequency \( f_{PO} \). Let the ratio of \( f_p \) to \( f_{PO} \) be \( m \). Since \( f_p = 1/(2\pi\sqrt{LCP}) \) and \( f_{PO} = 1/(2\pi\sqrt{L(C_P + C_{PO})}) \), \( C_P \) can be calculated as follows:

\[
C_P = C_{PO}/(m^2 - 1)
\]

Supplement B: Calculating parasitic inductance

If the parasitic capacitance \( (C_P) \) is unknown, the parasitic inductance \( (L_P) \) can be calculated as follows.

Measure the ringing frequency \( f_p \). Next, connect a capacitor \( (C_{PO}) \) between the drain and source pins of the low-side MOSFET and calculate the ringing frequency \( f_{PO} \).

\( f_p \) and \( f_{PO} \) are expressed by the following equations respectively:

\[
f_p = \frac{1}{2\pi\sqrt{L_P C_P}}
\]

\[
f_{PO} = \frac{1}{2\pi\sqrt{L_P (C_P + C_{PO})}}
\]

These equations can be restated as follows:

\[
\frac{1}{f_p^2} = 4\pi^2 L_P C_P \quad \ldots (A)
\]

\[
\frac{1}{f_{PO}^2} = 4\pi^2 L_P (C_P + C_{PO}) \quad \ldots (B)
\]

\( L_P \) can be calculated from the difference between A and B above.

\[
\frac{1}{f_{PO}^2} - \frac{1}{f_p^2} = 4\pi^2 L_P C_{PO}
\]

\[
L_P = \frac{1}{f_{PO}^2 - f_p^2} \cdot \frac{1}{4\pi^2 C_{PO}}
\]

Supplement C: Setting the snubber resistor value through impedance matching

To maximize the effect of an RC snubber and minimize the reflection from it, matching the impedance of the resonant circuit to that of the RC snubber (impedance matching \(^3\)) is effective.

In this case, select a snubber resistor \( (R_{SNB}) \) with a value equal to the characteristic impedance.

Characteristic impedance \( Z = \sqrt{\frac{L_P}{C_P}} \)

Since \( f_p = 1/(2\pi\sqrt{L_P C_P}) \), the characteristic impedance can be expressed as:

\[
\cdot Z = 1/(2\pi f_p \times C_P) \text{ or } Z = 2\pi f_p \times L_P
\]

In contrast, when an RC snubber is considered as a means of controlling ringing, the \( R_{SNB} \) value should be selected so that the output of the RLC resonant circuit decays at a rate (\( \zeta \)) of one or greater.
When $C_{SNB} > C_P$, $L_P$, $C_P$, and $R_{SNB}$ form a parallel resonant circuit. Therefore,

$$\text{Decay rate } (\zeta) = \frac{1}{2R_{SNB}} \times \sqrt{\frac{L_P}{C_P}}$$

When $\zeta \geq 1$,

$$R_{SNB} \leq \frac{1}{2} \times \sqrt{\frac{L_P}{C_P}}$$

Since the resonance loop might change depending on the position and magnitude of the parasitic inductance, care should be taken as to whether the RLC resonant circuit causes parallel or series resonance.

As a result of the foregoing, it is recommended to select an optimal snubber resistor with a value one-half to two times the characteristic impedance of the resonant circuit.

*3 Impedance matching

Impedance matching is the practice of matching the impedance of the source of a signal to that of the load to which it is transferred. The effects of impedance matching are as follows:

1) Let the source impedance and the load impedance in Figure 3.3 be $R_S$ and $R_L$ respectively.

   Impedance matching maximizes the power consumption of the load
   (i.e., power transfer to the load is the maximum when $R_S$ and $R_L$ have the same value.)

2) Signal reflection poses a problem in transferring a radio-frequency (RF)
   or high-speed pulse train.

   Matching the source impedance to the load impedance minimizes signal reflection.

![Figure 3.3 Impedance-matching circuit](image-url)
RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.

- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.

- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.

- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative or contact us via our website.

- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.

- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.

- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.

- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.

- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.

- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION
https://toshiba.semicon-storage.com/

© 2018 Toshiba Electronic Devices & Storage Corporation