

M4G Group (1)
Application Note
Long Term Timer
(LTTMR-A)

Outlines

This application note is a reference material for developing products using Long term timer (LTTMR) function of M4G group (1).

This document helps the user check operation of the product and develop its program.

Target sample program: LTTMR32KHZ


Table of Contents

Outlines.....	1
Table of Contents.....	2
1. Preface	3
2. Reference Document	4
3. Function to Use.....	4
4. Target Device.....	4
5. Operation Confirmation Condition	5
6. Evaluation Board Setting.....	6
7. Operation of Evaluation Board	6
8. Outline of LTTMR Function	7
9. Sample Program	8
9.1. Initialization	8
9.2. Sample Program Main Operation.....	8
9.3. LTTMR Timer Interrupt Cycle	8
9.4. Output Example of Sample Program.....	9
9.4.1. Setting Example of Terminal Software.....	9
9.5. Operating Flow of Sample Program	10
10. Precaution.....	16
11. Revision History	16
RESTRICTIONS ON PRODUCT USE	17

1. Preface

An interrupt of the Long term timer is used in this sample program.
 A 16-kHz waveform is generated using an interrupt count value in the LTTMER, and it output from pin.

Structure diagram of Sample program



2. Reference Document

- Datasheet
 - TMPM4G Group (1) datasheet Rev1.0 (Japanese edition)
- Reference manual
 - Long Term Timer (LTTMR-A) Rev1.0 (Japanese edition)
 - Asynchronous Serial Communication Circuit (UART-C) Rev3.0 (Japanese edition)
 - Input/Output Ports (PORT-M4G (1)) Rev.1.0 (Japanese edition)
- Application note
 - M4G Group (1) Application Note Startup (CMSIS System & Clock Configuration) Rev1.0
- Other reference document
 - TMPM4G (1) Group Peripheral Driver User Manual (Doxygen)

3. Function to Use

IP	Channel	Port	Function/Operation mode
Long Term Timer	ch0	-	Interval timer
Asynchronous Serial Communication Circuit	ch0	PE2 (UT0RXD) PE3 (UT0TXDA)	UART mode
Input/Output Ports	-	PE4 (Output port)	Output

4. Target Device

The target devices of this application note are as follows;

TMPM4G9F15FG	TMPM4G9F10FG	TMPM4G9FEFG	TMPM4G9DFG
TMPM4G9F15XBG	TMPM4G9F10XBG	TMPM4G9FEXBG	TMPM4G9FDXBG
TMPM4G8F15FG	TMPM4G8F10FG	TMPM4G8FEFG	TMPM4G8DFG
TMPM4G8F15XBG	TMPM4G8F10XBG	TMPM4G8FEXBG	TMPM4G8FDXBG
	TMPM4G7F10FG	TMPM4G7FEFG	TMPM4G7DFG
	TMPM4G6F10FG	TMPM4G6FEFG	TMPM4G6DFG

* This sample program operates on the evaluation board of TMPM4G9F15FG.


If other function than the TMPM4G9F15 one is checked, it is necessary that CMSIS Core related files (C startup file and I/O header file) should be changed properly.

The BSP related file is dedicated to the evaluation board (TMPM4G9F15). If other function than the TMPM4G9F15 one is checked, the BSP related file should be changed properly.

5. Operation Confirmation Condition

Used microcontroller	TMPM4G9F15FG
Used board	TMPM4G9F15FG Evaluation Board by Sensystr
Unified development environment	IAR Embedded Workbench for ARM 8.11.2.13606
Unified development environment	µVision MDK Version 5.24.2.0
Terminal software	Tera Term V4.96
Sample program	V1000

Evaluation board (TMPM4G9F15FG Evaluation Board) Top view




6. Evaluation Board Setting

The following pin connections should be done on the evaluation board.

CN5		
Board function	Through-hole No.	Through-hole No.
USB UART conversion	1: USB_UT_RX	2: PE2
USB UART conversion	3: USB_UT_TX	4: PE3

CN9 No2: PE4 LTTMR waveform monitor



7. Operation of Evaluation Board

PC and the USB_UART are connected for communication with the terminal software.
 After the sample program starts up, ON/OFF setting of the LTTMR should be done on the terminal software.
 For the details, refer to Section “Sample Program Main Operation”.

8. Outline of LTTMR Function

Long term timer (LTTMR) is a 16-bit timer which sets an interval time to start up CPU frequently.

Function category	Function	Description
Timer	Interval timer	<ul style="list-style-type: none">- Clock source: Internal High speed oscillator 2 ($f_{IHOSC2} = 10 \text{ MHz}$)- Settable time range: 0.1 μs to 6553.5 μs- Interrupt: LTTMR interrupt generation

9. Sample Program

The start and stop settings of the LTTMR can be done.
The LTTMR status (operating or stop) can be checked by monitoring the PE4.

9.1. Initialization

The following initialization is done after power is supplied.
The initialization of each clock setting and the setting of the watchdog timer are done.

9.2. Sample Program Main Operation

The initialization of BSP is executed.
The initialization of variables is executed.
The initialization of the application is executed.
The setting of internal high speed oscillator 2 is executed.

After the procedure above has been done, the LTTMR starts counting and waits for an input data to the terminal software.

After the following;

Next Stop = (y/n)

“y” or “n” should be input.

When “y” is input, the LTTMR stops. And when “n” is input, the LTTMR is operating.

When the LTTMR interrupt count is odd, High level is output from the Port E4. And when it is even, Low level is output. An about 16-kHz waveform is output from the Port E4.

9.3. LTTMR Timer Interrupt Cycle

The LTTMR interrupt cycle is set by the long term timer data register in “main.c”.

```
#define LTTMR_VAL ((uint16_t)304)
```

The setting value of the interrupt cycle is 304 when 32.787 kHz clock is used.

The timer interrupt cycle can be changed by modifying the value 304.

$$\begin{aligned}\text{Interrupt cycle} &= (1/f_{\text{IHOSC2}}(10 \text{ MHz})) \times (([LTTxVALH] \times 256) + [LTTxVALL] + 1) \\ &= (1/f_{\text{IHOSC2}}(10 \text{ MHz})) \times (\text{LTTMR_VAL} + 1)\end{aligned}$$



9.4. Output Example of Sample Program

When the sample program executes, the setting view of the LTTMR is displayed as shown in the following figure.

```
LTTMR Start
Next Stop =(y/n)n
LTTMR Start
Next Stop =(y/n)y
LTTMR Stop
Next Stop =(y/n)n
LTTMR Start
Next Stop =(y/n)
```


9.4.1. Setting Example of Terminal Software



The operation of the terminal software (Tera Term) has been checked with the following settings.





9.5. Operating Flow of Sample Program



The basic operating flows of the sample program are shown in the following;














10. Precaution

When using the sample program with CPU other than TPM4G9F15, please check operation sufficiently.

11. Revision History

Rev	Date	Description
1.0	2018-12-11	First release

RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- **PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE").** Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. **IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT.** For details, please contact your TOSHIBA sales representative or contact us via our website.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- **ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.**
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. **TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.**