

M4G Group (1)
Application Note
Startup
(CMSIS System & Clock Configuration)

Outlines

This application note describes the operation of the CMSIS System & Clock Configuration. It is reference material when developing products using each function using M4G Group (1). This document helps the user check operation of the product and develop its program.

Table of Contents

Outlines.....	1
Table of Contents.....	2
1. Preface	3
2. Reference Document	3
3. Function to Use.....	3
4. Target Device.....	3
5. Operation Confirmation Condition	4
6. Target files overview	5
6.1. Watchdog Timer Setting	5
6.2. Clock Generator Setting	5
7. Startup and system Files.....	6
7.1. Operation	6
7.2. Watchdog Timer Setting	6
7.3. Clock Setting.....	6
7.4. PLL Setting	7
7.5. Clock Frequency Setting.....	7
8. Precaution.....	8
9. Revision History	8
RESTRICTIONS ON PRODUCT USE	9

1. Preface

Perform the initial setting when operating the sample program.

Perform watchdog timer and clock setting.

In this sample program, the watchdog timer is disabled immediately after reset.

For the details, refer to “Clock Control and Operation Mode” and “Clock Selective Watchdog Timer” in the reference document.

2. Reference Document

- Datasheet
 TPM4G Group (1) datasheet Rev1.0 (Japanese edition)
- Reference manual
 Clock Control and Operation Mode (CG-M4G (1)-C) Rev1.0 (Japanese edition)
 Clock Selective Watchdog Timer (SIWDT-A) Rev2.1 (Japanese edition)

3. Function to Use

IP	Channel	Port	Function/Operation mode
Watchdog Timer	-	-	Watchdog timer disable
Clock Control	-	-	External oscillator, PLL oscillation

4. Target Device

The target devices of this application note are as follows;

TMPM4G9F15FG	TMPM4G9F10FG	TMPM4G9FEFG	TMPM4G9FDFG
TMPM4G9F15XBG	TMPM4G9F10XBG	TMPM4G9FEXBG	TMPM4G9FDXBG
TMPM4G8F15FG	TMPM4G8F10FG	TMPM4G8FEFG	TMPM4G8FDFG
TMPM4G8F15XBG	TMPM4G8F10XBG	TMPM4G8FEXBG	TMPM4G8FDXBG
	TMPM4G7F10FG	TMPM4G7FEFG	TMPM4G7FDFG
	TMPM4G6F10FG	TMPM4G6FEFG	TMPM4G6FDFG

* This sample program operates on the evaluation board of TMPM4G9F15FG.


If other function than the TMPM4G9F15 one is checked, it is necessary that CMSIS Core related files (C startup file and I/O header file) should be changed properly.

The BSP related file is dedicated to the evaluation board (TMPM4G9F15). If other function than the TMPM4G9F15 one is checked, the BSP related file should be changed properly.

5. Operation Confirmation Condition

Used microcontroller	TMPM4G9F15FG
Used board	TMPM4G9F15FG Evaluation Board by Sensyst
Unified development environment	IAR Embedded Workbench for ARM 8.11.2.13606
Unified development environment	µVision MDK Version 5.24.2.0
Sample program	V1000

Evaluation board (TMPM4G9F15FG Evaluation Board) Top view




6. Target files overview

The settings of the watchdog timer and the CG are done.

After the reset, execute the startup processing above and proceed to main processing.

This application note describes the following files;

- startup_TMPM4G9.s
- system_TMPM4Gx.c



6.1. Watchdog Timer Setting

The watchdog timer is set.

The sample program does not use this function (Stop state).

The control register is set to the disable code.

6.2. Clock Generator Setting

The external (f_{EHOSC}) and internal (f_{IHOSC1}) system clocks can be selected.

In addition, the division ratio of the clock for the output control and the multiplying ratio of the PLL clock can be changed.

7. Startup and system Files

The sample program is prepared for the TPM4G9 operation.

7.1. Operation

This sample program executes the settings of each clock, the watchdog timer, the system core clock, and the PLL.

After the settings are done, the main procedure of an application program executes.

7.2. Watchdog Timer Setting

In the sample program, the watchdog timer has been set to “disable”.

SIWD_SETUP should be changed as follows to enable it.

The change is done by a macro change in “system_TPM4Gx.c”.

SIWD_SETUP (1U) should be changed to “0U”, then the watchdog timer is set to enable.

When this sample program is used in the Enable setting, the watchdog timer starts with the initial setting value and the reset is asserted after the watchdog operation is detected.

7.3. Clock Setting

The external high speed oscillation clock or the internal high speed oscillation clock can be selected.

In the sample program, the external high speed oscillation clock is selected initially.

CLOCK_SETUP (1U)

If the (1U) is changed to (0U), the internal high speed oscillation clock is selected.

7.4. PLL Setting

The f_{PLL} clock (160 MHz) is generated by the clock multiplying circuit which multiplies properly the high-speed oscillator clock f_{osc} (8 MHz to 20 MHz).

The sample program operates with an external 10-MHz clock.

The sample program uses the f_{PLL} setting.

The input frequency supports 8, 10, 12, 16, and 20 MHz frequencies.

The operation frequency after multiplying is as follows;

Internal frequency * (Multiplying value/Division value) = Operation frequency

8 MHz 8.00 MHz * (40.0000/2) = 160 MHz

10 MHz 10.00 MHz * (32.0000/2) = 160 MHz

12 MHz 12.00 MHz * (26.6250/2) = 159.75 MHz

16 MHz 16.00 MHz * (20.0000/2) = 160 MHz

20 MHz 20.00 MHz * (16.0000/2) = 160 MHz

In the sample program, the PLL setting value is 10-MHz selection and the multiplying rate is 16.

```
#define PLL0SEL_Ready            CG_10M_MUL_16_FPLL
```

When PLL0SEL_Ready is set to the value in system_TMPM4Gx.c, the PLL setting value is updated.

```
CG_8M_MUL_20_FPLL            8 MHz selection and 20 multiplying
```

```
CG_10M_MUL_16_FPLL           10 MHz selection and 16 multiplying
```

```
CG_12M_MUL_13.3125_FPLL      12 MHz selection and 13.3125 multiplying
```

```
CG_16M_MUL_10_FPLL           16 MHz selection and 10 multiplying
```

```
CG_20M_MUL_8_FPLL            20 MHz selection and 8 multiplying
```

7.5. Clock Frequency Setting

The system clock frequency can be divided by the clock gear in **[CGSYSCR]**.

```
#define SYSCR_GEAR_Val            (0x00000000UL)
```

The clock selection and the system clock gear selection can be done using the setting value above.

The sample program operates with the fc setting.

The clock divided by SYSCR is used as the core clock.

The system core clock (f_{sys}) is used for the sample program of each IP (CGRST, I2C and others).

8. Precaution

When using the sample program with CPU other than TPM4G9F15, please check operation sufficiently.

9. Revision History

Rev	Date	Description
1.0	2018-12-14	First release

RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- **PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE").** Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. **IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT.** For details, please contact your TOSHIBA sales representative or contact us via our website.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- **ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.**
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. **TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.**