Simple Guide to Improving Ripple Rejection Ratio of LDO Regulators

Outline:
The power supply rejection ratio (PSRR) is defined as the ratio of the change in input supply voltage to the change in output voltage it produces. This application note provides the basics of the PSRR of low-dropout (LDO) regulators. It also explains how PSRR changes with frequency and the effect of an output capacitor on PSRR. This knowledge will help you select LDOs suitable for your electronic applications and use them properly.
Simple Guide to Improving Ripple Rejection Ratio of LDO Regulators

Application Note

Table of Contents

Table of Contents ................................................................. 2
1. Introduction .................................................................................. 3
2. Importance and definition of the PSRR of LDOs................................. 4
3. Basics of the frequency dependence of the LDO’s PSRR.................. 5
   3.1. Factors that determine the PSRR.................................................. 5
   3.2. Effect of negative feedback on the reduction in an LDO’s output impedance.............................................. 6
   3.3. Details of the frequency dependence of LDOs................................ 7
   3.3.1. PSRR in the low-frequency region from DC to Low frequency range......................................................... 8
   3.3.2. PSRR in the high-frequency region from a few kilohertz to roughly 100 kHz ................................................. 9
   3.3.3. PSRR in the ultra-high-frequency region above roughly 100 kHz ................................................................. 10
   3.3.4. Effect of the output capacitor (COUT) on PSRR in the high- and ultra-high-frequency regions 11
4. Outstanding PSRR characteristics of dual-power-supply LDOs .......... 14
5. Conclusion .................................................................................... 15
RESTRICTIONS ON PRODUCT USE .............................................. 16
1. Introduction

Various semiconductor (electronic) components are used to enhance the performance and functionality of increasingly sophisticated mobile and other electronic devices. Nowadays, these semiconductor components supplied from LDOs operate at low supply voltage, and some types of devices such as image sensors are sensitive to the accuracy and stability of supply voltage.

Without accurate voltage regulation of the LDO, electronic devices might not work properly or even be degraded in terms of their electrical characteristics. LDOs must supply a precisely regulated voltage so that the semiconductor devices that actualize high-performance electronic devices operate properly. One of the factors that affect the output voltage of an LDO is the change in its input voltage. Suppose, for example, that the input voltage of an LDO comes from a DC-DC converter. Then, the switching and other noise at the output of the DC-DC converter propagates to the input of the LDO. Because an LDO derives the output voltage from the input voltage, it is stringently required to suppress any input voltage ripple to the output so as not to adversely affect its load; i.e., it is a sensitive high-performance device. The capability of an LDO to reject (suppress) input voltage ripple is called the power supply rejection ratio (PSRR), which is the most important parameter for the LDO.

This application note describes the basics of PSRR. It also discusses how PSRR changes with frequency and the effect of an output capacitor on PSRR. Its purpose is to help you select LDOs suitable for your applications and use them properly.
2. Importance and definition of the PSRR of LDOs

An LDO is a linear voltage regulator that steps down a DC voltage (that comes from a battery, a DC-DC converter, etc.) from its input to its output. The input voltage of an LDO might not be the ideal DC voltage. For example, when its input voltage comes from a DC-DC converter, it might contain ripple that has undesirable effects on the electronic devices supplied from the LDO. The LDO is capable of suppressing voltage ripple. Nowadays, the PSRR of the LDO, i.e., its capability to suppress power supply ripple, is considered crucial. A high PSRR was previously required in the low-frequency region, but now a very high PSRR is often required both in the low- and high-frequency regions. The following sections provide the basics of the PSRR, including its frequency dependence.

The PSRR of an LDO, i.e., its capability to suppress ripple on the input voltage \( V_{\text{IN}} \), is specified by the following equation. Figure 2.1.1 shows a typical LDO with a PMOS pass device and the waveform of the output voltage supplied to its load.

\[
\text{PSRR} = 20 \log \frac{V_{\text{INRPL}}}{V_{\text{OUTRPL}}} \ (dB)
\]

- \( V_{\text{INRPL}} \): Ripple on the input voltage \( V_{\text{IN}} \) of the LDO
- \( V_{\text{OUTRPL}} \): Ripple on the output voltage \( V_{\text{OUT}} \) of the LDO

Section 3.1 and Section 3.2 describe the basics of PSRR. Section 3.3 discusses the PSRR of the LDO, which can be broken down into the following three frequency regions:

- Low-frequency region from DC to a few kilohertz
- High-frequency region from a few kilohertz to roughly 100 kHz
- Ultra-high-frequency region above 100 kHz
3. Basics of the frequency dependence of the LDO’s PSRR

3.1. Factors that determine the PSRR

What factors determine the PSRR of an LDO? First, look at the circuit diagram of a typical LDO shown in Figure 3.1.1. If the ripple on the gate voltage of the PMOS pass device is equal to the ripple on \( V_{IN} \) (\( V_{INRPL} \)), the gate voltage varies simultaneously with \( V_{IN} \) while maintaining a constant difference in voltage. In this case, the PMOS pass device does not pass any current due to the \( V_{IN} \) ripple to the output. This is true because, theoretically, the gate voltage of the PMOS pass device and the input voltage (\( V_{IN} \)) have equal ripple. In this case, the \( V_{IN} \) ripple voltage is divided according to the ratio of the output impedance (\( Z_{OUT} \)) of an LDO (i.e., low impedance with negative feedback) and the output resistance (\( r_{DS} \)) of the PMOS pass device. Therefore, PSRR is determined by this voltage division ratio.

\[
PSRR = 20 \log_{10} \frac{V_{INRPL}}{V_{OUTRPL}} = 20 \log_{10} \frac{Z_{OUT} + r_{DS}}{Z_{OUT}} \quad (dB)
\]

The LDO has low output impedance (\( Z_{OUT} \)) because of negative feedback (\( Z_{OFB} \) described later). The gain of the internal amplifier is an important factor to achieve low output impedance. Because the amplifier gain is dependent on frequency, PSRR is also dependent on frequency. The next subsection describes how the PSRR of an LDO is determined.
3.2. Effect of negative feedback on the reduction in an LDO’s output impedance

The LDO uses voltage-voltage feedback (series-parallel feedback) to apply the output voltage ($V_{OUT}$) to the input so as to maintain the regulated output voltage. The added benefit of using negative feedback is reduced output impedance ($Z_{OUT}$).

![Figure 3.2.1 Circuit diagram of a typical LDO and the negative feedback of the LDO](image)

The output resistance can be calculated by applying a test signal ($V_T$) to the output, as shown in Figure 3.2.2. The negative feedback reduces the output resistance ($R_{OUT}$) to roughly $1/A\beta$ (where $A$ is the gain of the internal amplifier and $\beta$ is the feedback factor).

![Figure 3.2.2 Calculating the output impedance of an LDO with negative feedback](image)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Expression</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error voltage, $V_E$</td>
<td>$V_E = -\beta V_{OUT} = -\beta V_T$</td>
</tr>
<tr>
<td>Output voltage, $V_{OUT}$</td>
<td>$V_{OUT} = AV_E = -A\beta V_T$</td>
</tr>
<tr>
<td>Test current, $I_T$</td>
<td>$I_T = \frac{(V_T-V_{OUT})}{R_{OUT}} = \frac{V_T(1+A\beta)}{R_{OUT}}$</td>
</tr>
</tbody>
</table>

Therefore, the output impedance ($Z_{OFB}$) of an LDO with negative feedback can be calculated as follows:

$$Z_{OFB} = \frac{V_T}{I_T} = \frac{R_{OUT}}{(1+A\beta)}$$

Since the amplifier in typical negative feedback systems has a large gain ($A$) on the order of 100 dB, the output impedance ($Z_{OFB}$) is negligibly small—less than a hundred-thousandth of the inherent output impedance ($R_{OUT}$) of the amplifier. Taking this into account, the PSRR can be calculated as follows:

$$PSRR = 20\log\frac{V_{INREF}}{V_{OUTREF}} = 20\log\frac{Z_{OFB}+r_{DS}}{Z_{OFB}} = 20\log\left(1 + \frac{r_{DS}}{Z_{OFB}}\right) \text{ (dB)}$$
From this equation, it can be seen that an LDO provides high PSRR when the output impedance (Z_{OFB}) is much smaller than the output resistance (r_{DS}) of the PMOS pass device. It should be noted here that the output impedance (Z_{OFB}) in the above equation is a function of the gain of the internal amplifier in an LDO, which is dependent on frequency. The gain decreases in the high-frequency region. Therefore, negative feedback has less effect on the reduction in output impedance in the high-frequency region, causing PSRR to decrease accordingly. The next subsection discusses the frequency dependence of PSRR.

3.3. Details of the frequency dependence of LDOs

As described above, the PSRR of the LDO is dependent on frequency. Typically, the LDO provides high PSRR in the low-frequency region, which decreases in the high-frequency region as shown in Figure 3.3.1.

The PSRR for an LDO can be broken down into three frequency regions:

- Low-frequency region from DC to a few kHz (hereinafter, low-frequency region)
- High-frequency region from a few kHz to 100 kHz (hereinafter, high-frequency region)
- Ultra-high-frequency region above 100 kHz (hereinafter, ultra-high-frequency region)

![Figure 3.3.1 Typical PSRR curve of an LDO](image)

The following subsections explain why the PSRR is dependent on frequency as shown above.
3.3.1. PSRR in the low-frequency region from DC to Low frequency range

Figure 3.3.2 shows a simplified diagram of an LDO, including an external output capacitor (COUT).

![Simplified diagram of an LDO with an external output capacitor (COUT)](image)

As discussed in Section 3.1, the PSRR in the low-frequency region is the $V_{IN}$ ripple divided by the ratio of the output impedance ($Z_{OFB}$) of an LDO with negative feedback and the output resistance ($r_{DS}$) of the PMOS pass device (because the gain of the internal amplifier is constant at low frequency):

$$PSRR = 20\log\frac{V_{INRPL}}{V_{OUTRPL}} = 20\log\frac{Z_{OFB} + r_{DS}}{Z_{OFB}} \quad (dB)$$

The above equation consists of the following parameters for which low frequency is taken into consideration:

- Output impedance of an LDO with negative feedback: $Z_{OFB} = \frac{Z_{OUT}}{(1 + A\beta)}$
- Output impedance of an LDO without negative feedback: $Z_{OUT} = r_{DS}/(R_1 + R_2) = r_{DS}/$
  \[\cong r_{DS}/(1 + A\beta)\]
- Impedance of the output capacitor (COUT), including equivalent series resistance (ESR: $R_{ESR}$): $Z_{CO}$
- DC gain of the internal amplifier of an LDO: $A$
- Feedback factor of negative feedback: $\frac{R_1}{R_1 + R_2}$

The above PSRR equation can be restated as shown below. The feedback resistance value ($R_1+R_2$) in this equation can be ignored because it is considerably higher than the value of the output resistor for the PMOS pass device ($r_{DS}$).

$$PSRR = 20\log\frac{V_{INRPL}}{V_{OUTRPL}} = 20\log\frac{Z_{OFB} + r_{DS}}{Z_{OFB}} = 20\log\frac{Z_{OUT} + r_{DS}}{Z_{OUT} + r_{DS}} = 20\log\frac{r_{DS}/(R_1 + R_2)}{r_{DS}/r_{DS} + r_{DS}} \quad (dB)$$
This equation indicates that the LDO exhibits very high PSRR in the low-frequency region. Suppose, for example, that the internal amplifier in an LDO has a DC gain of 100 dB and a feedback factor (β) of 0.5. Then, its PSRR is calculated to be roughly 94 dB.

### 3.3.2. PSRR in the high-frequency region from Low frequency range to roughly 100 kHz

As is the case with the low-frequency region, the PSRR in the high-frequency region is the $V_{IN}$ ripple divided by the ratio of the output impedance ($Z_{OFB}$) of an LDO with negative feedback and the output resistance ($r_{DS}$) of the PMOS pass device. In the high-frequency region, the gain of the internal amplifier, which determines the output impedance ($Z_{OFB}$) of the LDO, is dependent on frequency. Therefore, $Z_{OFB}$ decreases with frequency. In this case, PSRR decreases as the gain decreases, as shown in Figure 3.3.1.

The PSRR in the high-frequency region is described below.

Basically, the PSRR equation for the low-frequency region can be used at frequencies near the boundary between the low- and high-frequency regions. At such frequencies, the output capacitor ($C_{OUT}$) can be considered to have no effect on PSRR. However, unlike in the low-frequency region, the gain (A) of the internal amplifier is dependent on frequency. When this is taken into consideration, the PSRR in the high-frequency region can be calculated as follows:

$$PSRR = 20 \log \frac{V_{INRL}}{V_{OUTRL}} = 20 \log \frac{Z_{OFB} + r_{DS}}{Z_{OFB}} \approx 20 \log \frac{r_{DS}}{r_{DS} + \frac{1}{A \beta}} + \frac{1}{A \beta} \Rightarrow 20 \log (1 + \frac{A}{1 + \frac{1}{p}} \beta)$$

where, $p$ is the cut-off frequency of the internal amplifier and $s (=j\omega)$ is the Laplacian operator. As can be seen from this equation, PSRR decreases as frequency increases. Next, let’s consider the PSRR at a frequency close to the boundary with the ultra-high-frequency region shown in Figure 3.3.1.
Figure 3.3.3 shows the relationship between the open-loop and closed-loop gains of an LDO.

According to the negative feedback theory, the cut-off frequency of the closed-loop transfer function is $A\beta$ times that of the open-loop transfer function, that is, $A\beta p$. $A\beta p$ is considered to be near the boundary with the ultra-high-frequency region. When the frequency of the input voltage ripple is $A\beta p$ Hz, the PSRR of an LDO can be calculated as follows:

$$PSRR|_{s=A\beta p} = 20\log(1 + \frac{A\beta}{1 + A\beta}) = 20\log(1 + A\beta) \approx 20\log(\frac{A\beta}{1} + 1) = 20\log(1 + 1) = 6\, dB$$

### 3.3.3. PSRR in the ultra-high-frequency region above roughly 100 kHz

In the ultra-high-frequency region shown in Figure 3.3.1, the impedance ($Z_{CO}$) of the output capacitor ($C_{OUT}$) including the equivalent series resistance (ESR: $R_{ESR}$) is dominant. Therefore, PSRR can be calculated as follows:

$$PSRR = 20\log \frac{V_{INRPL}}{V_{OUPRPL}} = 20\log \frac{Z_{CO} + r_{DS}}{Z_{CO}} = 20\log \frac{1}{sC_{OUT} + R_{ESR} + r_{DS}}\, (dB)$$

In the frequency region in which the capacitive impedance of the output capacitor ($C_{OUT}$) is larger than its equivalent series resistance ($R_{ESR}$), PSRR can be calculated as follows:

$$PSRR = 20\log \frac{V_{INRPL}}{V_{OUPRPL}} = 20\log \frac{Z_{CO} + r_{DS}}{Z_{CO}} = 20\log \frac{1}{sC_{OUT} + r_{DS}} = 20\log(1 + sC_{OUT}r_{DS})\, (dB)$$

When the frequency exceeds the point at which the capacitive impedance of the output capacitor ($C_{OUT}$) becomes zero, PSRR is dominated by its equivalent series resistance ($R_{ESR}$). Therefore, PSRR does not exhibit any dependency on frequency.

$$PSRR = 20\log \frac{V_{INRPL}}{V_{OUPRPL}} = 20\log \frac{Z_{CO} + r_{DS}}{Z_{CO}} = 20\log \frac{R_{ESR} + r_{DS}}{R_{ESR}}\, (dB)$$

Figure 3.3.4 shows the PSRR-vs-frequency curve over the frequency regions described above.
As described above, PSRR is dependent on frequency.

### 3.3.4. Effect of the output capacitor ($C_{OUT}$) on PSRR in the high- and ultra-high-frequency regions

At low frequencies, the output capacitor ($C_{OUT}$) works as a pure capacitor since its impedance is a function of capacitance alone and changes with frequency. However, when frequency reaches a certain point, the impedance of $C_{OUT}$ diminishes to almost zero and the equivalent series resistance ($R_{ESR}$) becomes dominant. At frequencies close to the boundary between high- and ultra-high-frequency regions, the impedance of $C_{OUT}$ is dominant. First, let's consider how the capacitance of $C_{OUT}$ affects PSRR at such frequencies.

![Figure 3.3.5 Effect of capacitive impedance on PSRR at frequencies near the boundary between high- and ultra-high-frequency regions](image)

The following is the equation for PSRR in the frequency region in which the capacitive impedance is dominant.
PSRR = 20\log \frac{V_{INPL}}{V_{OUTPL}} = 20\log \frac{1}{sC_{OUT}}r_{DS} = 20\log \left(1 + sC_{OUT}r_{DS}\right) \ (dB)

This equation indicates that a larger output capacitor (C_{OUT}) provides higher PSRR. As shown in Figure 3.3.5, PSRR decreases in the high-frequency region. A larger capacitor (C_{OUT}) causes PSRR to increase again at relatively lower frequency because it provides lower capacitive impedance (i.e., larger sC_{OUT}). Therefore, a large output capacitor helps maintain high PSRR at high frequency. In contrast, when the output capacitor (C_{OUT}) is small, PSRR continues to decline up to a relatively high frequency. (The assumption is that the equivalent series resistance (R_{ESR}) is constant.)

Next, let’s consider the effect of the equivalent series resistance (R_{ESR}). Figure 3.3.6 shows the effect of the equivalent series resistance (R_{ESR}) in the ultra-high-frequency region.

Let’s look at the PSRR equation again when the capacitive impedance of the output capacitor (C_{OUT}) becomes zero at high frequency:

\[
PSRR = 20\log \frac{V_{INPL}}{V_{OUTPL}} = 20\log \frac{1}{sC_{OUT}}r_{DS} = 20\log \frac{R_{ESR} + r_{DS}}{R_{ESR}} = 20\log \left(1 + \frac{r_{DS}}{R_{ESR}}\right) \ (dB)
\]

As indicated by this equation, in the ultra-high-frequency region, an output capacitor (C_{OUT}) with lower equivalent series resistance (R_{ESR}) provides higher PSRR. This is illustrated in Figure 3.3.6. (The assumption is that the output capacitance (C_{OUT}) is constant.)

Therefore, to increase the PSRR, it is beneficial to use an output capacitor (C_{OUT}) with maximal capacitance and small equivalent series resistance (R_{ESR}). However, a large output capacitor (C_{OUT}) causes an increase in inrush current during the rise of an LDO’s output voltage (V_{OUT}) or even oscillation in the worst case. Also, an output capacitor with small equivalent series resistance (R_{ESR}) does not provide sufficient immunity to oscillation.

Figure 3.3.5 and Figure 3.3.6 are simplified to explain the theory of operation. In reality, the frequency dependency of PSRR exhibits a complicated waveform in the ultra-high-frequency region.
above roughly 100 kHz because of the effects of parasitic inductance and reactance present in and
outside an LDO.
4. Outstanding PSRR characteristics of dual-power-supply LDOs

The following shows the PSRR curves of the TCR5BM12A, Toshiba’s typical 500-mA LDO of the TCR5BM series.

The TCR5BM12A features high PSRR (specified as a ripple rejection ratio (R.R.) in the datasheet). A 22-μF output capacitor (C_{OUT}) provides higher PSRR than a 2.2-μF capacitor. With a 22-μF output capacitor, PSRR begins to turn upward at a low frequency of around 100 kHz as shown below.

TCR5BM12A test conditions: \( V_{IN} = 1.35 \text{ V}, V_{BIAS} = 3.3 \text{ V}, C_{IN} = \text{open}, C_{OUT} = 2.2/22 \mu\text{F}, I_{OUT} = 10 \text{ mA} \)

Capacitor used: Murata
5. Conclusion

Nowadays, a high PSRR is required even at high frequency. PSRR is one of the important factors in selecting LDOs. To increase the PSRR, it is effective to use an output capacitor (C\text{OUT}) with maximal capacitance and low equivalent series resistance (R_{\text{ESR}}). However, inrush current and oscillation should also be taken into consideration when selecting LDOs. LDOs with high PSRR are preferred, but such LDOs are more susceptible to oscillation and draw higher supply current because the internal amplifier has a high DC gain and good frequency response. Toshiba’s LDOs are very easy to use because they are optimized in terms of a trade-off between the PSRR and other characteristics.

Toshiba’s LDOs with high PSRR:

To download the data sheet: TCR5BM 500-mA fixed-output LDO regulator → Click Here
To download the data sheet: TCR8BM 800-mA fixed-output LDO regulator → Click Here
To download the data sheet: TCR13AGADJ 1.3-A adjustable-output LDO regulator → Click Here
To download the data sheet: TCR15AG series 1.5-A fixed- and adjustable-output LDO regulators → Click Here
To download the reference design: TCR15AG series adjustable-output LDOs → Click Here

For more information on the usage of LDO regulators, see the Application Note for Low Drop Out (LDO) regulator IC.
To download the Application Note for Low Drop-Out (LDO) Regulator IC → Click Here
RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as “TOSHIBA”.

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA’s written permission, reproduction is permissible only if reproduction is without alteration/omission.

- Though TOSHIBA works continually to improve Product’s quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the “TOSHIBA Semiconductor Reliability Handbook” and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS’ PRODUCT DESIGN OR APPLICATIONS.

- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT (“UNINTENDED USE”). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative or contact us via our website.

- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.

- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.

- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.

- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

Toshiba Electronic Devices & Storage Corporation
https://toshiba.semicon-storage.com/