

M4K Group (1)
Application Note
Startup
(CMSIS System &
Clock Configuration)

Outlines

This application note describes the operation of the CMSIS System & Clock Configuration. This application note is a reference material for developing products using each function of M4K Group (1). This document helps the user check operation of the product and develop its program.

Table of Contents

Outlines	1
Table of Contents	2
1. Preface.....	4
2. Reference Document.....	4
3. Function to Use	4
4. Target Device	4
5. Operation Confirmation Condition.....	5
6. Outlines of Function.....	5
6.1. Watchdog Timer Setting	5
6.2. Clock Generator Setting	5
7. Startup and “system” File.....	6
7.1. Outlines of Operation.....	6
7.2. Watchdog Timer Setting	6
7.3. Clock Setting	6
7.4. PLL Setting	7
7.5. Change of Clock Frequency.....	7
8. Points to Remember on Handling of Sample Programs.....	8
9. Revision History	8
RESTRICTIONS ON PRODUCT USE.....	9

Arm and Keil are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

All other company names, product names, and service names mentioned herein may be trademarks of their respective companies.

1. Preface

The initial settings should be done when the sample program is executed.
The settings of the watchdog timer and the clocks are done.

In this sample program, the watchdog timer is supposed to be disabled (invalid) after the reset deassertion.
For the details, refer to “Clock Control and Operation Mode” and “Clock Selection Watchdog Timer” in the Reference manual.

2. Reference Document

1. Datasheet
TMPM4K Group (1) datasheet Rev2.0 (Japanese edition)
2. Reference manual
Clock Control and Operation Mode (CG-M4G(1)-C) Rev2.0 (Japanese edition)
Clock Selective Watchdog Timer (SIWDT-A) Rev3.0 (Japanese edition)

3. Function to Use

IP	Channel	Port	Function/Operation mode
Clock Control and Operation Mode	-	-	An external oscillator is used. PLL oscillation
Clock Selective Watchdog Timer	-	-	Watchdog timer is disabled.

4. Target Device

The target devices of this application note are as follows;

TMPM4K4FYAUG	TMPM4K4FWAUG	TMPM4K4FUAUG	TMPM4K4FSAUG
TMPM4K4FYAFG	TMPM4K4FWAFG	TMPM4K4FUAFG	TMPM4K4FSAFG
TMPM4K2FYADUG	TMPM4K2FWADUG	TMPM4K2FUADUG	TMPM4K2FSADUG
TMPM4K1FYAUG	TMPM4K1FWAUG	TMPM4K1FUAUG	TMPM4K1FSAUG
			TMPM4K0FSADUG

* This sample program operates on the evaluation board of TMPM4K4FYAUG.

If other function than the TMPM4K4 one is checked, it is necessary that CMSIS Core related files (the startup file and I/O header file) should be changed properly.

Additionally, the name of microcontroller which is set to the project should be changed.

The BSP related file is dedicated to the evaluation board (TMPM4K4FYAUG). If other function than the TMPM4K4 one is checked, the BSP related file should be changed properly.


5. Operation Confirmation Condition

Used microcontroller	TMPM4K4FYAUG
Used board	TMPM4K4 evaluation board (Product of ESP-kikaku Co. Ltd.)
Integrated development environment	IAR Embedded Workbench for ARM 8.22.2
Integrated development environment	Arm® Keil® MDK Version 5.24.2.0
Sample program	v1.0.0

6. Outlines of Function

The settings of the watchdog timer and the CG should be done.
 After the reset deassertion, the startup process above is executed and the “main” process should be done.
 This application note describes the following files;

- startup_TMPM4K4A.s
- system_TMPM4KxA.c



6.1. Watchdog Timer Setting

The setting of the watchdog timer should be done.
 The sample program does not use this function (Stop state).
 The control register is set to the disable code.

6.2. Clock Generator Setting

The external (f_{EHOSC}) and internal (f_{IHOSC1}) system clocks are set.
 In the sample program, the external system clock is set.
 In addition, the division ratio of the clock for the output control and the multiplying ratio of the PLL clock are set.

7. Startup and System File

The sample program is prepared for the TPM4K4 operation.

7.1. Outlines of Operation

The settings are done for the watchdog timer, the system core clock, and the PLL.
After the settings complete, the “main” process in each sample application program is executed.

7.2. Watchdog Timer Setting

In the sample program, the watchdog timer has been set to “disable”.
“SIWD_SETUP” should be changed as follows to enable it.
The setting can be modified by a macro change in “system_TPM4KxA.c”.
The change of “SIWD_SETUP” (1U) to (0U) makes the watchdog timer enabled.
When the sample program is used with the watchdog timer “enable”, the watchdog timer operates with the initial value.
The initial value is reset after the watchdog timer operation is detected.

7.3. Clock Setting

The external oscillation clock or the internal oscillation clock can be selected.
In the sample program, the external oscillation clock is selected initially.
CLOCK_SETUP (1U)
If the (1U) is changed to (0U), the internal oscillation clock is selected.

7.4. PLL Setting

The f_{PLL} clock is generated by the clock multiplying circuit which determines the optimized multiple rate of the frequency of the high-speed oscillator clock f_{osc} (6 MHz to 12 MHz).
The sample program operates with an external 10-MHz clock.

The sample program has been set to using the $f_{PLL} = 80$ MHz and the 4-division rate.
The input frequencies of 6, 8, 10, and 12 MHz are supported.

$f_{PLL} = 80$ MHz is generated using the following multiplying values.

External clock frequency * (Multiplying value/Division value) = Operation frequency

6MHz	$6.00\text{MHz} * (53.3125 / 4) = 79.97\text{MHz}$
8MHz	$8.00\text{MHz} * (40.0000 / 4) = 80.00\text{MHz}$
10MHz	$10.00\text{MHz} * (32.0000 / 4) = 80.00\text{MHz}$
12MHz	$12.00\text{MHz} * (26.6250 / 4) = 79.88\text{MHz}$

TMPM4K4 has a PLL circuit for the ADC.

The maximum frequency of the clock f_{PLLADC} for the ADC is 120 MHz.

When an external clock frequency is 10 MHz, the following setting sets to $f_{PLLADC} = 120$ MHz.

The formula is the same as the formula for f_{PLL} .

External clock frequency * (Multiplying value/Division value) = Operation frequency

10 MHz	$10.00\text{MHz} * (24.0000 / 2) = 120.00\text{MHz}$
--------	--

7.5. Change of Clock Frequency

The system clock frequency can be divided by the clock gear in **[CGSYSCR]**.

```
#define SYSCR_Val (0x00000000UL)
```

The prescaler clock selection and the system clock gear selection can be done by changing the setting value above.

Prescaler clock: fc setting

System clock gear: fc setting

8. Points to Remember on Handling of Sample Programs

When using the sample program with other than “Operation Confirmation Condition” please check the operation sufficiently.

9. Revision History

Revision	Date	Description
1.0	2019-10-16	First release

RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- **PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE").** Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. **IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT.** For details, please contact your TOSHIBA sales representative or contact us via our website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- **ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.**
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. **TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.**