Quick Reference Guide for Thermal Design for Power Semiconductor SMD type

Outline:
This application note is a supplement to other documents about thermal design. The information contained herein is more concise and easier to understand and shows only thermal tendencies using simplified models.
# Table of Contents

Outline: ..................................................................................................................................................1

Table of Contents ..................................................................................................................................2

0. Introduction: Quick Reference Guide for Thermal Design for Power Semiconductor SMD type........3

0.1. Background ..................................................................................................................................3

0.2. Summary .....................................................................................................................................4

1. Board size vs. thermal resistance .......................................................................................................5

2. Number of board layers vs. thermal resistance .................................................................................6

3. Trace thickness on outer board layers vs. thermal resistance ............................................................7

4. Board Cu coverage vs. thermal resistance #1 ...................................................................................8

5. Board Cu coverage vs. thermal resistance #2 ..................................................................................9

6. Number of vias just below E-pad vs. thermal resistance .................................................................10

7. Number of vias on the periphery of a device vs. thermal resistance ................................................11

8. Spacing between the package mold and vias on the periphery of a device vs. thermal resistance ....12

9. Vias just below E-pad (inner vias) and vias on the periphery of a device (outer vias) vs. thermal resistance ........................................................................................................................................13

10. Device-to-device spacing vs. thermal resistance .........................................................................14

11. Countermeasures for thermal interference vs. thermal resistance ..............................................15

12. Effects of a heatsink on thermal resistance .................................................................................16

13. Board orientation vs. thermal resistance .......................................................................................17

14. Temperature distribution on the mold surface #1 .......................................................................18

15. Temperature distribution on the mold surface #2 .......................................................................19

16. Air velocity along a model with a heatsink vs. thermal resistance ................................................20

**Restrictions on Product Use** ...........................................................................................................21
0. Introduction: Quick Reference Guide for Thermal Design for Power Semiconductor SMD type

0.1. Background

Power Semiconductor SMD type in automotive and high-power electronic applications are becoming exposed to increasingly high temperature because of 1) a reduction in system size, 2) an increase in board assembly density, and 3) an increase in system power consumption due to performance enhancement. It is therefore important to grasp the thermal profile of your system design in the early stages of development. Under these circumstances, Toshiba provides several application notes on its website to help you reduce chip temperature and thereby facilitate thermal design. Lately, Toshiba released *Hints and Tips for Thermal Design for Discrete Semiconductor Devices — Part 2* that provides the results of simulations using natural convection models and *Hints and Tips for Thermal Design for Discrete Semiconductor Devices — Part 3* that summarizes the results of simulations using forced-convection models that emulate real hardware conditions more closely. Since these application notes were published, we have received feedback from their readers, saying that they need a handy at-a-glance guide to know just enough about thermal design quickly.

The *Quick Reference Guide for Thermal Design for Power Semiconductor SMD type* provides at-a-glance information as a supplement to other application notes. It shows only thermal tendencies using simplified models. The device and board models used herein are identical to the simplified models used in the previous application notes. The board model used as a baseline represents a 1.6-mm-thick four-layer board with a trace thickness of 35 μm. The *Quick Reference Guide for Thermal Design for Discrete Semiconductor Devices* is formatted as questions and answers, using as a reference the results of analyses contained in *Hints and Tips for Thermal Design for Discrete Semiconductor Devices, Part 2* and *Part 3*.

We hope this quick reference guide will be your useful companion for understanding thermal behavior.
### 0.2. Summary

The following table summarizes the simulation results. You can confirm the tendencies in thermal resistance that were revealed by simulation in the following table.

<table>
<thead>
<tr>
<th>Contents</th>
<th>Countermeasure</th>
<th>Reduction in thermal resistance</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Board size vs. thermal resistance</td>
<td>Increasing the board size</td>
<td>Four-layer board one inch square ⇒ four-layer board two inches square: 47% reduction (Effective for boards up to two inches square)</td>
</tr>
<tr>
<td>2. Number of board layers vs. thermal resistance</td>
<td>Increasing the number of board layers</td>
<td>4 layers ⇒ 8 layers: 14% reduction</td>
</tr>
<tr>
<td>3. Trace thickness on outer board layers vs. thermal resistance</td>
<td>Increasing the thickness of traces on outer layers</td>
<td>35 μm ⇒ 105 μm: 13% reduction</td>
</tr>
<tr>
<td>4. Board Cu coverage vs. thermal resistance #1</td>
<td>Increasing Cu coverage</td>
<td>20% ⇒ 100%: 45% reduction</td>
</tr>
<tr>
<td>5. Board Cu coverage vs. thermal resistance #2</td>
<td>Increasing the width of board traces near heat sources</td>
<td>Narrow traces ⇒ Wide traces: 4% reduction</td>
</tr>
<tr>
<td>6. Number of vias just below E-pad vs. thermal resistance</td>
<td>Increasing the number of thermal vias just below E-pad</td>
<td>0 vias ⇒ 9 vias: 26% reduction</td>
</tr>
<tr>
<td>7. Number of vias on the periphery of a device vs. thermal resistance</td>
<td>Increasing the number of vias on the periphery of a device</td>
<td>0 vias ⇒ 10 vias: 15% reduction</td>
</tr>
<tr>
<td>8. Spacing between the package mold and vias on its periphery vs. thermal resistance</td>
<td>Placing thermal vias close to the package mold on its periphery</td>
<td>3.0 mm ⇒ 0.6 mm: 16% reduction</td>
</tr>
<tr>
<td>9. Vias just below E-pad (inner vias) and vias on the periphery of a device (outer vias) vs. thermal resistance</td>
<td>Vias just below E-pad have a greater effect in reducing thermal resistance.</td>
<td>10 outer vias ⇒ 9 inner vias: 9% reduction</td>
</tr>
<tr>
<td>10. Device-to-device spacing vs. thermal resistance</td>
<td>Increasing device-to-device spacing reduces thermal interference.</td>
<td>0.5 mm ⇒ 10 mm: 20% reduction</td>
</tr>
<tr>
<td>11. Countermeasures for thermal interference vs. thermal resistance</td>
<td>Adding thermal vias between devices</td>
<td>No vias between devices ⇒ Adding vias: 10% reduction</td>
</tr>
<tr>
<td>12. Effects of a heatsink on thermal resistance</td>
<td>A heatsink helps reduce thermal resistance. The combined use of a heatsink and thermal vias provides a greater effect.</td>
<td>No heatsink ⇒ Adding a heatsink: 29% reduction</td>
</tr>
<tr>
<td>13. Board orientation vs. thermal resistance</td>
<td>In the case of natural air convection, placing a board in the upright position helps reduce thermal resistance.</td>
<td>Board facing up ⇒ Upright landscape orientation: 9% reduction</td>
</tr>
<tr>
<td>14. Temperature distribution on the mold surface #1</td>
<td>(Care should be taken as to the monitor position because the mold surface has a temperature gradient.)</td>
<td>—</td>
</tr>
<tr>
<td>15. Temperature distribution on the mold surface #2</td>
<td>(Temperature stabilizes when metal tape is affixed on the mold surface.)</td>
<td>—</td>
</tr>
<tr>
<td>16. Air velocity along a model with a heatsink vs. thermal resistance</td>
<td>Thermal resistance decreases greatly when airflow hits a heat sink in the right direction.</td>
<td>No airflow ⇒ 1-m/s air velocity: 34% reduction</td>
</tr>
</tbody>
</table>

Note 1: Cu coverage means the ratio of the area occupied by board traces to the total board area

Note 2: E-pad stands for "an exposed pad." It is a metal pad exposed on the bottom of a package.
1. Board size vs. thermal resistance

**Question:** How much does the board size affect the thermal resistance?

**Conditions:**
- Package: SOP Advance (with a Cu connector)
- Conditions: $T_a = 25^\circ C$, $P_D = 1.0$ W
- Board sizes: 1, 2, and 3 inches sq.
- Board material: FR4
- Number of layers: 2, 4
- Board thickness: 1.6 mm
- Cu coverage: 100% (35 μm thick) on all layers

**Conclusion:** Increasing the board size, particularly up to two inches square, is beneficial in reducing thermal resistance.

**Results:** Increasing the board size helps reduce the thermal resistance. This is due to the increased heat dissipation from the board. A board two inches square provides a considerably lower thermal resistance than a board one inch square, but a board three inches square does not produce such a significant effect. (A four-layer board two inches square results lower thermal resistance than a four-layer board one inch square.) Boards up to two inches square provide a significant reduction in thermal resistance.

**Data:**

<table>
<thead>
<tr>
<th>Structure (Number of layers)</th>
<th>Size (inches sq.)</th>
<th>Relative thermal resistance</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>1</td>
<td>196%</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>110%</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>90%</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>188%</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>100%</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>76%</td>
</tr>
</tbody>
</table>

Note 1: Relative thermal resistance ($R_{th(ch-a)}$) = (each_thermal_resistance / baseline_thermal_resistance) × 100 (%)  
Note 2: Relative to a baseline model of a four-layer board two inches square
2. Number of board layers vs. thermal resistance

**Question:** How much does the number of board layers affect the thermal resistance?

**Conditions:**
- Package: SOP Advance (with a Cu connector)
- Conditions: $T_s = 25^\circ C$, $P_D = 1.0$ W
- Number of layers: 2 to 24 (See the figures below.)
- Board material: FR4
- Board size: 2 inches sq.
- Board thickness: 1.6 mm
- Cu coverage: 100% (35 μm thick) on all layers

**Conclusion:** Increasing the number of board layers helps reduce the thermal resistance.

**Results:** When the board size is equal, increasing the number of board layers helps reduce the thermal resistance. (An eight-layer board results in 14.3% lower thermal resistance than a four-layer board.) This is due to an increase in the heat dissipation to a board because of the increased copper traces. The reductions in thermal resistance level off when the number of layers exceeds 16.

**Data:**

<table>
<thead>
<tr>
<th>Number of layers</th>
<th>Relative thermal resistance</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>110%</td>
</tr>
<tr>
<td>4</td>
<td>100%</td>
</tr>
<tr>
<td>8</td>
<td>85.7%</td>
</tr>
<tr>
<td>12</td>
<td>79.9%</td>
</tr>
<tr>
<td>16</td>
<td>69.0%</td>
</tr>
<tr>
<td>24</td>
<td>68.0%</td>
</tr>
</tbody>
</table>

Note 1: Relative thermal resistance ($R_{th(ch-a)}$) = (each_thermal_resistance / baseline_thermal_resistance) × 100 (%)
Note 2: Relative to a baseline model of a four-layer board two inches square
3. Trace thickness on outer board layers vs. thermal resistance

**Question:** How much does the trace thickness on the outer layers of a board affect the thermal resistance?

**Conditions:**
- Package: SOP Advance (with a Cu connector)
- Conditions: $T_a = 25^\circ C$, $P_D = 1.0$ W
- Board size: 2 inches sq.
- Number of layers: 2, 4, 8
- Board thickness: 1.6 mm
- Package: SOP Advance
- Cu coverage: 100% on all layers
- **Trace thickness on the outer layers:**
  - 18 to 105 µm
- **Trace thickness on the inner layers:**
  - 35 µm

**Conclusion:** Increasing the trace thickness on the outer layers of a board helps reduce the thermal resistance. This effect diminishes as the number of board layers increases.

**Results:** Increasing the trace thickness on the outer layers (i.e., top and bottom layers) of a board helps reduce the thermal resistance. (A board with a trace thickness of 105 µm results in 13% lower thermal resistance than a board with a trace thickness of 35 µm.) However, boards with a greater number of inner layers provide less reduction in thermal resistance. In the case of a two-layer board, maximizing the trace thickness is beneficial.

**Data:**

<table>
<thead>
<tr>
<th>Trace thickness on the outer layers (2in sq.) vs Relative thermal resistance $R_{th(ch-a)}$ (%)</th>
<th>Relative thermal resistance $R_{th(ch-a)}$</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>2-layer board</td>
</tr>
<tr>
<td>18 µm</td>
<td>125%</td>
</tr>
<tr>
<td>35 µm</td>
<td>105%</td>
</tr>
<tr>
<td>70 µm</td>
<td>93%</td>
</tr>
<tr>
<td>105 µm</td>
<td>88%</td>
</tr>
</tbody>
</table>

*Note 1:* Relative thermal resistance ($R_{th(ch-a)}$) = (each_thermal_resistance / baseline_thermal_resistance) × 100 (%)  
*Note 2:* Relative to a baseline model of a board two inches square with a trace thickness of 35 µm
4. Board Cu coverage vs. thermal resistance #1

**Question:** How much does the Cu coverage of a board affect the thermal resistance?

**Conditions:**
Package: SOP Advance (with a Cu connector)  
Conditions: $T_a = 25°C$, $P_D = 1.0$ W  
Cu coverage: 20 to 100% on all layers (See the figures below.)  
Number of layers: 2, 4, 8  
Board size: 2 inches sq.  
Board thickness: 1.6 mm  
Trace thickness: 35 μm on all layers

Boards with different Cu coverage

100% 80% 60% 40% 20%

**Conclusion:** Boards with more Cu coverage result in lower thermal resistance.

**Results:** Boards with more Cu coverage result in lower thermal resistance. (A board with 100% Cu coverage results lower thermal resistance than a board with 20% Cu coverage.) This tendency is not affected by the number of board layers. This is because boards with more Cu coverage have more area to which heat from a device can dissipate.

**Data:**

<table>
<thead>
<tr>
<th>Coverage</th>
<th>Relative thermal resistance</th>
</tr>
</thead>
<tbody>
<tr>
<td>2-layer board</td>
<td>4-layer board</td>
</tr>
<tr>
<td>100%</td>
<td>109%</td>
</tr>
<tr>
<td>80%</td>
<td>114%</td>
</tr>
<tr>
<td>60%</td>
<td>124%</td>
</tr>
<tr>
<td>40%</td>
<td>142%</td>
</tr>
<tr>
<td>20%</td>
<td>190%</td>
</tr>
</tbody>
</table>

Note 1: Relative thermal resistance $(R_{\text{th(ch-a)}})$ = (each_thermal_resistance / baseline_thermal_resistance) × 100 (%)  
Note 2: Relative to a baseline model with 100% Cu coverage
5. Board Cu coverage vs. thermal resistance #2

**Question:** How much do Cu geometries on a board affect the thermal resistance?

**Conditions:**
- Package: SOP Advance (with a Cu connector)
- Conditions: $T_a = 25^\circ$C, $P_D = 0.5$ W
- Cu coverage: 11.5 to 100% on all layers
  (See the right-hand figures.)
- Number of layers: 4
- Board thickness: 1.6 mm
- Trace thickness on the outer layers: 70 μm
- Trace thickness on the inner layers: 35 μm

**Models with different Cu**

<table>
<thead>
<tr>
<th>Cu geometries (Value: Cu coverage)</th>
<th>100%</th>
<th>88.5%</th>
<th>77.6%</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>100%</td>
<td>66.1%</td>
<td>55.7%</td>
</tr>
<tr>
<td></td>
<td>33.9%</td>
<td>22.9%</td>
<td>11.5%</td>
</tr>
</tbody>
</table>

**Conclusion:** Boards with higher Cu coverage result in lower thermal resistance, irrespective of Cu geometries. Increasing the width of traces near a heat source helps reduce thermal resistance.

**Results:** As is the case with square Cu coverage, boards with less Cu coverage result in higher thermal resistance regardless of Cu geometries. Even two boards with an equal Cu coverage percentage could result in different thermal resistances, depending on Cu geometries. (The board with wide Cu coverage resulted in 4% lower thermal resistance than the board with narrow Cu coverage.) Cu traces in the vicinity of a heat source are important.

**Data:**

Note 1: Relative thermal resistance ($R_{th(ch-a)}$) = 

\[
 \frac{\text{each thermal resistance}}{\text{baseline thermal resistance}} \times 100 \%
\]

Note 2: Relative to a baseline model with 100% Cu coverage
6. Number of vias just below E-pad vs. thermal resistance

**Question:** How much do the number and size of vias just below a device affect its thermal resistance?

**Conditions:**
- Package: SOP Advance (with a Cu connector)
- Conditions: $T_a = 25^\circ C$, $P_D = 1.0$ W
- Number of vias: 0 to 25 (See the figures below.)
- Number of layers: 4
- Board size: 2 inches sq.
- Board thickness: 1.6 mm
- Cu coverage: 100% (35 μm thick) on all layers

**Conclusion:** Increasing the number and size of thermal vias just below E-pad helps reduce the thermal resistance.

**Results:** Increasing the number of thermal vias just below E-pad helps increase heat dissipation from the backside of a board, reducing the thermal resistance. (A board with nine large vias results in 26% lower thermal resistance than a board with zero vias.) In addition, larger vias are more effective in reducing thermal resistance.

**Data:**

```
<table>
<thead>
<tr>
<th>Number of vias just below E-pad</th>
<th>Relative thermal resistance ($R_{th(ch-a)}$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Small vias</td>
<td>Large vias</td>
</tr>
<tr>
<td>0</td>
<td>100%</td>
</tr>
<tr>
<td>1</td>
<td>97%</td>
</tr>
<tr>
<td>4</td>
<td>90%</td>
</tr>
<tr>
<td>5</td>
<td>88%</td>
</tr>
<tr>
<td>8</td>
<td>84%</td>
</tr>
<tr>
<td>9</td>
<td>82%</td>
</tr>
<tr>
<td>16</td>
<td>77%</td>
</tr>
<tr>
<td>25</td>
<td>74%</td>
</tr>
</tbody>
</table>
```

Note 1: Relative thermal resistance ($R_{th(ch-a)}$) = (each_thermal_resistance / baseline_thermal_resistance) × 100 (%)
Note 2: Small vias: φ300 μm, 25-μm-thick inner plating
Note 3: Large vias: φ450 μm, 50-μm-thick inner plating
Note 4: Relative to a baseline model with zero vias
7. Number of vias on the periphery of a device vs. thermal resistance

Question: How much do the number and size of vias on the periphery of a device affect its thermal resistance?

Conditions:
Package: SOP Advance (with a Cu connector)
Conditions: $T_a = 25^\circ C$, $P_D = 1.0$ W
Number of vias: 0 to 19 (See the figures below.)
Number of layers: 4
Board size: 2 inches sq.
Board thickness: 1.6 mm
Cu coverage: 100% (35 μm thick) on all layers

Conclusion: Increasing the number and size of thermal vias on the periphery of a device helps reduce its thermal resistance.

Results: Increasing the number of vias on the periphery of a device helps reduce its thermal resistance. (A board with 10 large vias results in 15% lower thermal resistance than a board with zero vias.) As is the case with vias just below E-pad, larger vias are more effective in reducing thermal resistance.

Data:

<table>
<thead>
<tr>
<th>Number of vias on the periphery of a device</th>
<th>Relative thermal resistance ($R_{th(ch-a)}$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Small vias</td>
<td>Large vias</td>
</tr>
<tr>
<td>0</td>
<td>100%</td>
</tr>
<tr>
<td>3</td>
<td>96%</td>
</tr>
<tr>
<td>6</td>
<td>93%</td>
</tr>
<tr>
<td>10</td>
<td>90%</td>
</tr>
<tr>
<td>19</td>
<td>87%</td>
</tr>
</tbody>
</table>

Note 1: Relative thermal resistance ($R_{th(ch-a)}$) = (each_thermal_resistance / baseline_thermal_resistance) × 100 (%)  
Note 2: Small vias: φ300 μm, 25-μm-thick inner plating  
Note 3: Large vias: φ450 μm, 50-μm-thick inner plating  
Note 4: Relative to a baseline model with zero vias
8. Spacing between the package mold and vias on the periphery of a device vs. thermal resistance

Question: How much do vias on the periphery of a device affect its thermal resistance?

Conditions:
Package: SOP Advance (with a Cu connector)
Conditions: $T_a = 25^\circ C$, $P_d = 1.0$ W
Mold-to-via spacing: See the figure below.
Number of outer vias: 19
Number of layers: 4
Board size: 2 inches sq.
Board thickness: 1.6 mm
Cu coverage: 100% (35 μm thick) on all layers

Conclusion: Placing thermal vias close to a device helps reduce its thermal resistance.

Results: Large vias in the vicinity of a device help reduce its thermal resistance. (Large vias placed at a distance of 0.6 mm from a device result in 16% lower resistance than those placed at a distance of 3.0 mm.)

Data:

<table>
<thead>
<tr>
<th>X distance between peripheral vias and package mold (mm)</th>
<th>Relative thermal resistance ($R_{th(ch-a)}$)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Small vias</td>
</tr>
<tr>
<td>0.6</td>
<td>89%</td>
</tr>
<tr>
<td>0.9</td>
<td>91%</td>
</tr>
<tr>
<td>1.2</td>
<td>93%</td>
</tr>
<tr>
<td>1.5</td>
<td>95%</td>
</tr>
<tr>
<td>2.1</td>
<td>97%</td>
</tr>
<tr>
<td>3.0</td>
<td>100%</td>
</tr>
</tbody>
</table>

Note 1: Relative thermal resistance ($R_{th(ch-a)}$) = (each_thermal_resistance / baseline_thermal_resistance) × 100 (%)  
Note 2: Small vias: φ300 μm, 25-μm-thick inner plating  
Note 3: Large vias: φ450 μm, 50-μm-thick inner plating  
Note 4: Relative to a baseline model with an X distance of 3.0 mm
9. Vias just below E-pad (inner vias) and vias on the periphery of a device (outer vias) vs. thermal resistance

Question: How do vias just below a device and those on its periphery affect its thermal resistance?

Conditions:
Package: SOP Advance (with a Cu connector)
Conditions: $T_a = 25^\circ C$, $P_D = 1.0 \text{ W}$
Number of vias:
  - Inner vias: 0 to 25 (See the figures below.)
  - Outer vias: 0 to 19 (See the figures below.)
Number of layers: 4
Board size: 2 inches sq.
Board thickness: 1.6 mm
Cu coverage: 100% (35 μm thick) on all layers

Conclusion: Placing vias just below E-pad is more effective in reducing the thermal resistance.

Results: Placing vias just below E-pad is more effective in reducing the thermal resistance of a device. (Thermal resistance is reduced from 90% to 82% when the vias condition changes from ten outer vias to nine inner vias.) An equal reduction in thermal resistance can be achieved with less than half the number of inner vias.

Data:

<table>
<thead>
<tr>
<th>Number of vias</th>
<th>Relative thermal resistance ($R_{th(ch-a)}$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>None</td>
<td>0</td>
</tr>
<tr>
<td>Inner vias</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>97%</td>
</tr>
<tr>
<td>4</td>
<td>90%</td>
</tr>
<tr>
<td>5</td>
<td>88%</td>
</tr>
<tr>
<td>8</td>
<td>84%</td>
</tr>
<tr>
<td>9</td>
<td>82%</td>
</tr>
<tr>
<td>16</td>
<td>77%</td>
</tr>
<tr>
<td>25</td>
<td>74%</td>
</tr>
<tr>
<td>Outer vias</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>96%</td>
</tr>
<tr>
<td>6</td>
<td>93%</td>
</tr>
<tr>
<td>10</td>
<td>90%</td>
</tr>
<tr>
<td>19</td>
<td>87%</td>
</tr>
</tbody>
</table>

Note 1: Relative thermal resistance ($R_{th(ch-a)}$) = (each_thermal_resistance / baseline_thermal_resistance) × 100 (%)
Note 2: Small vias: φ300 μm, 25-μm-thick inner plating
Note 3: Relative to a baseline model with zero vias
10. Device-to-device spacing vs. thermal resistance

Question: How does device-to-device spacing affect thermal resistance?

Conditions:
Number of devices: 5
Package: SOP Advance (with a Cu connector)
Conditions: \( T_a = 25^\circ C, P_D = 1.0 \text{ W per device} \)
Spacing: 0.5 to 10 mm (See the figures below.)
Number of layers: 4
Board size: 4 × 2 inches
Board thickness: 1.6 mm
Cu coverage: 100% (35 \( \mu \text{m} \) thick) on all layers

Device-to-device spacing:

<table>
<thead>
<tr>
<th>Spacing (mm)</th>
<th>0.5</th>
<th>1.0</th>
<th>1.5</th>
<th>2.0</th>
<th>2.5</th>
<th>3.0</th>
<th>4.0</th>
<th>5.0</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>Relative thermal resistance (( R_{th(ch-a)} ))</td>
<td>92%</td>
<td>98%</td>
<td>100%</td>
<td>98%</td>
<td>98%</td>
<td>92%</td>
<td>90%</td>
<td>98%</td>
<td>90%</td>
</tr>
<tr>
<td>Devices closer to the center exhibit higher thermal resistance. Baseline</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Devices with less spacing exhibit higher thermal resistance.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Conclusion: Reducing device-to-device spacing increases thermal resistance because of the effect of thermal interference.

Results: When multiple devices arranged in a row dissipate the same amount of power, reducing the device-to-device spacing results in an increase in thermal resistance. (The devices exhibit 20% lower thermal resistance when placed with 10-mm spacing than when placed with 0.5-mm spacing.) A device placed between two other devices exhibits a greater increase in thermal resistance. This is because such a device is affected by thermal interference due to the heat from both sides.

Data:

Note 1: Relative thermal resistance (\( R_{th(ch-a)} \)) = (each_thermal_resistance / baseline_thermal_resistance) × 100 (%)
Note 2: Relative to a baseline model at the center (PKG3) with 0.5-mm device-to-device spacing
11. Countermeasures for thermal interference vs. thermal resistance

**Question: How to reduce thermal interference between devices?**

**Conditions:**
Number of devices: 5  
Package: SOP Advance (with a Cu connector)  
Conditions: $T_a = 25^\circ C$, $P_D = 1.0$ W per device  
Number of layers: 4  
Board size: 4 × 2 inches  
Board thickness: 1.6 mm  
Cu coverage: 100% (35 μm thick) on all layers  
Device-to-device spacing: 1 mm  
Traces between devices are cut.  
Vias between devices are modeled with solid traces.

**Conclusion: Adding vias between devices helps reduce their thermal interference.**

**Results:** The above results compare the effects of two countermeasures for thermal interference. Cutting traces between devices results in a reduction in heat dissipation from the devices. This does not help reduce their thermal interference and leads to an increase in thermal resistance. Care should be exercised in cutting traces between heat-generating devices. In contrast, vias on the periphery of devices help reduce the amount of heat flowing from adjacent devices. These vias help reduce thermal interference between devices and increase heat dissipation to other layer traces. (No vias between devices ⇒ Adding vias: 10% reduction)

**Data:** Examples of countermeasures for thermal interference

<table>
<thead>
<tr>
<th>Countermeasure for thermal interference</th>
<th>Relative thermal resistance ($R_{th(ch-a)}$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PKG1</td>
<td>PKG2</td>
</tr>
<tr>
<td>None</td>
<td>Cutting traces</td>
</tr>
<tr>
<td>PKG3</td>
<td>PKG4</td>
</tr>
<tr>
<td>PKG5</td>
<td>PKG5</td>
</tr>
<tr>
<td>Adding vias between devices</td>
<td></td>
</tr>
</tbody>
</table>

Note 1: Relative thermal resistance ($R_{th(ch-a)}$) = (each_thermal_resistance / baseline_thermal_resistance) × 100 (%)  
Note 2: Relative to the device model at the center (PKG3) without any countermeasure
12. Effects of a heatsink on thermal resistance

Question: How effective is a heatsink? What is an effective way of using a heatsink?

Conditions:
Package: SOP Advance (with a Cu connector)
Conditions: T_a = 25°C,
P_D = 1.0 W per device
Number of layers: 4
Board size: 4 × 2 inches
Board thickness: 1.6 mm
Cu coverage: 100% (35 μm thick) on all layers
Device-to-device spacing: 1 mm
Heatsink: 4 × 2 inches, d = 20 mm
Traces between devices are cut.
Vias between devices are modeled with solid traces.

Conclusion: A heatsink considerably reduces the thermal resistance. Combining a heatsink with vias helps further reduce thermal interference and therefore thermal resistance.

Results: Thermal resistance can be further reduced by attaching a heatsink on the backside of a board in addition to implementing a countermeasure for thermal interference. A heatsink has a significant effect on the vias that conduct heat to the backside of the board. (No heatsink ⇒ Adding a heatsink: 25% reduction; No heatsink ⇒ Adding a heatsink and vias between devices: 43% reduction)

Data: Effects of a heatsink

<table>
<thead>
<tr>
<th>Countermeasure</th>
<th>PKG1</th>
<th>PKG2</th>
<th>PKG3</th>
<th>PKG4</th>
<th>PKG5</th>
</tr>
</thead>
<tbody>
<tr>
<td>w/o HS</td>
<td>92%</td>
<td>98%</td>
<td>100%</td>
<td>98%</td>
<td>88%</td>
</tr>
<tr>
<td>w/ HS</td>
<td>68%</td>
<td>73%</td>
<td>75%</td>
<td>73%</td>
<td>56%</td>
</tr>
<tr>
<td>w/o HS</td>
<td>95%</td>
<td>101%</td>
<td>103%</td>
<td>101%</td>
<td>88%</td>
</tr>
<tr>
<td>w/ HS</td>
<td>70%</td>
<td>76%</td>
<td>77%</td>
<td>76%</td>
<td>57%</td>
</tr>
<tr>
<td>w/o HS</td>
<td>83%</td>
<td>88%</td>
<td>90%</td>
<td>88%</td>
<td>83%</td>
</tr>
<tr>
<td>w/ HS</td>
<td>54%</td>
<td>56%</td>
<td>57%</td>
<td>56%</td>
<td>54%</td>
</tr>
</tbody>
</table>

Note 1: Relative thermal resistance (R_th(ch-a)) = (each_thermal_resistance / baseline_thermal_resistance) × 100 (%)  
Note 2: Relative to the device model at the center (PKG3) without a heatsink and a countermeasure for thermal interference
13. Board orientation vs. thermal resistance

**Question:** How much does the board orientation affect thermal resistance?

**Conditions:**
- Number of devices: 5
- Package: SOP Advance (with a Cu connector)
- Conditions: \( T_a = 25^\circ C, P_D = 1.0 \text{ W per device} \)
- Number of layers: 4
- Board size: 4 \( \times \) 2 inches
- Board thickness: 1.6 mm
- Cu coverage: 100% (35 \( \mu \text{m} \) thick) on all layers
- Device-to-device spacing: 1 mm
- Board orientations: See the figure below.

**Board orientations**

Facing up  
Facing down  
Upright landscape  
Upright portrait

**Conclusion:** In natural air convection, placing a board in the upright position helps reduce thermal resistance. The landscape orientation is particularly effective.

**Results:** In natural air convection, devices mounted on the backside of a board (i.e., a board with devices facing down) exhibit the highest thermal resistance. When a board is placed upright in the landscape orientation, the devices exhibit the lowest thermal resistance. (Board placed facing up \( \Rightarrow \) Board placed upright in the landscape orientation: 9.4% reduction) The device model at the center (PKG3) has the highest thermal resistance because of the effects of thermal interference.

**Data:**

![Graph showing board orientation vs. relative thermal resistance](image)

<table>
<thead>
<tr>
<th>Board Orientation</th>
<th>Relative thermal resistance ( R_{th(a-ch)} ) (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PKG1</td>
<td>91.4% 98.2% 100% 98.2% 91.4%</td>
</tr>
<tr>
<td>PKG2</td>
<td>91.9% 98.6% 100.5% 98.6% 91.9%</td>
</tr>
<tr>
<td>PKG3</td>
<td>82.2% 88.8% 90.6% 88.8% 82.2%</td>
</tr>
<tr>
<td>PKG4</td>
<td>84.4% 91.9% 94.5% 93.6% 87.8%</td>
</tr>
<tr>
<td>PKG5</td>
<td></td>
</tr>
</tbody>
</table>

Note 1: Relative thermal resistance \( R_{th(a-ch)} = (\text{each thermal resistance} / \text{baseline thermal resistance}) \times 100 \% \)

Note 2: Relative to the device model at the center (PKG3) on a board placed with its top side facing up.
14. Temperature distribution on the mold surface #1

Question: Where is the mold surface temperature measured?

Conditions:
Package: SOP Advance
(with a Cu connector)
Device with a large chip
Device with a small chip
Conditions: $T_a = 25^\circ$C, $P_D = 1.0$ W
Number of layers: 4 (2 inches sq.)
Board thickness: 1.6 mm
Cu coverage: 100% (35 μm thick) on all layers

Conclusion: Care should be taken as to the monitor position because the mold surface has a temperature gradient.

Results: There is a difference in temperature at the center and edge of the mold. The temperature distribution images indicate that the center of the mold does not always have the highest temperature. When you use a thermocouple or other temperature probe, you need to exercise care as to which part of the mold becomes hot.

Data:

- Temperature distribution on the mold surface with a large chip (X, Y direction)
- Temperature distribution on the mold surface with a small chip (X, Y direction)

<table>
<thead>
<tr>
<th>Structure</th>
<th>Large chip located on the center of E-pad</th>
<th>Small chip located on the side of E-pad</th>
<th>Temperature monitor point</th>
</tr>
</thead>
<tbody>
<tr>
<td>Temperature distribution on the mold surface</td>
<td><img src="image1.png" alt="Image" /></td>
<td><img src="image2.png" alt="Image" /></td>
<td><img src="image3.png" alt="Image" /></td>
</tr>
<tr>
<td>Temperature difference on the mold surface</td>
<td>2.03°C</td>
<td>2.24°C</td>
<td>—</td>
</tr>
</tbody>
</table>
15. Temperature distribution on the mold surface #2

Question: How does metal tape affect the temperature distribution on the mold surface?

Conditions:
- Package: SOP Advance (with a Cu connector)
- Device with a large chip
- Device with a small chip
- Conditions: $T_a = 25°C$, $P_D = 1.0$ W
- Number of layers: 4 (2 inches sq.)
- Board thickness: 1.6 mm
- Cu coverage: 100% (35 μm thick) on all layers
- Metal tape: Aluminum (50 μm)

Conclusion: Affixing metal tape on the mold surface makes it possible to take stable temperature measurements.

Results: Affixing metal tape on the top surface of the package mold evens out the temperature distribution under the tape. Note that the metal tape causes the measured temperature to be slightly lower than the chip temperature. The model with a small chip exhibits a temperature that is 1 to 1.5% lower than the chip temperature. However, the benefit of obtaining stable measurements is significant. (In the case of a model with a large chip, the tape surface has a temperature gradient as small as 0.18°C.)

Data:
16. Air velocity along a model with a heatsink vs. thermal resistance

Question: How is airflow effective when a heatsink with fins is used?

Conditions:
Package: SOP Advance (with a Cu connector)
Conditions: \( T_a = 25^\circ C, P_D = 2.0 \) W
Number of layers: 4 (2 inches sq.)
Board thickness: 1.6 mm
Cu coverage: 100% (35 μm thick) on all layers
Air velocity: 0 to 10 m/s (See the table below.)

Conclusion: Thermal resistance decreases greatly when airflow hits a heatsink in the right direction.

Results: Creating airflow in parallel with the fins of the heatsink causes thermal resistance to decrease until the air velocity reaches roughly 1 m/s. (No air flow \( \Rightarrow \) 1-m/s air velocity: 34.2% reduction) When the air velocity exceeds 1 m/s, the thermal resistance curve levels off. When a heatsink with fins is used, airflow helps reduce the thermal resistance considerably.

Data:

<table>
<thead>
<tr>
<th>Air velocity (m/s)</th>
<th>Relative thermal resistance ( R_{th(ch-a)} ) (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.0</td>
<td>100%</td>
</tr>
<tr>
<td>0.2</td>
<td>83.0%</td>
</tr>
<tr>
<td>0.5</td>
<td>70.9%</td>
</tr>
<tr>
<td>1.0</td>
<td>65.8%</td>
</tr>
<tr>
<td>2.0</td>
<td>62.5%</td>
</tr>
<tr>
<td>3.0</td>
<td>61.0%</td>
</tr>
<tr>
<td>5.0</td>
<td>58.7%</td>
</tr>
<tr>
<td>10.0</td>
<td>55.6%</td>
</tr>
</tbody>
</table>

Note 1: Relative thermal resistance \( (R_{th(ch-a)}) = (each\_thermal\_resistance \div baseline\_thermal\_resistance) \times 100 \) (%)

Note 2: Relative to a model with an air velocity of 0 m/s
RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as “TOSHIBA.” Hardware, software and systems described in this document are collectively referred to as “Product.”

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA’s written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product’s quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the “TOSHIBA Semiconductor Reliability Handbook” and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS’ PRODUCT DESIGN OR APPLICATIONS.

- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT Require EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT (“UNINTENDED USE”). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative or contact us via our website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

Toshiba Electronic Devices & Storage Corporation
https://toshiba.semicon-storage.com/