

32-bit RISC Microcontroller

TXZ+ Family

Reference Manual Flash Memory

(Code Flash: 512KB/384KB/256KB/128KB)

(Data Flash: 32KB)

(FLASH512UD32-B)

Revision 1.3

2023-02

TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION



Contents

Contents	2
List of Figures	6
List of Tables	7
Preface	8
Related documents	8
Conventions	9
Terms and Abbreviation	11
1. Outline	12
1.1. Memory map	14
2. Configuration	15
2.1. Block Diagram	15
2.2. Configuration of Code Flash	16
2.2.1. Unit of Composition	16
2.2.2. Block Configuration	16
2.2.3. Page Configuration	18
2.2.4. User Information Area Configuration of Code Flash	20
2.2.5. Program/Erase Time of Code Flash	20
2.2.6. Memory Capacity and the Configuration of Code Flash	21
2.3. Configuration of Data Flash	22
2.3.1. Unit of the composition	22
2.3.2. Block Configuration of Data Flash	22
2.3.3. Page Configuration of Data Flash	23
2.3.4. Memory Capacity and Configuration and Program/Erase Time	23
3. Function and Operation Explanation	24
Precautions	24
3.1. Code Flash	25
3.1.1. Command Sequence of Code Flash	25
3.1.1.1. List of Command Sequence of Code Flash	25
3.1.1.2. Address Bit Configuration in Bus Write Cycle (Code Flash)	27
3.1.1.3. Area Address (AA), Block Address (BA): Code Flash	29
3.1.1.4. Protect Bit Assignment (PBA): Code Flash	29
3.1.1.5. ID-Read Code (IA, ID): Code Flash	30
3.1.1.6. Memory Swap Bit Assignment (MSA)	30
3.2. Data Flash	31
3.2.1. Command Sequence of Data Flash	31
3.2.1.1. List of Command Sequence of Data Flash	
3.2.1.2. Address Configuration in the Bus Write Cycle (Data Flash)	
3.2.1.3. Area Address (AA), Block Address (BA)	
3.2.1.4. Protect Bit Address (PBA)	
3.2.1.5. ID-Read Code (IA, ID): Data Flash	
3.3. Flowchart	35



	3.3.1. Automatic Programming	35
	3.3.2. Automatic Erasing	37
	3.3.3. Protect bit	39
	3.3.4. Security bit	41
	3.3.5. Memory Swap	43
4.	Details of Flash Memory	45
2	4.1. Functions	45
	4.1.1. Operation Mode of Flash Memory	46
	4.1.2. Command Execution	
	4.1.3. Command Description	
	4.1.3.1. Automatic Programming	
	4.1.3.2. Automatic chip erasing	
	4.1.3.3. Automatic Area Erasing	49
	4.1.3.4. Automatic Block Erasing	50
	4.1.3.5. Automatic Page Erasing	50
	4.1.3.6. Automatic Protect Bit Programming	50
	4.1.3.7. Automatic Protect Bit Erasing	51
	4.1.3.8. Automatic Security Bit Programming	51
	4.1.3.9. Automatic Security Bit Erasing	52
	4.1.3.10. ID-Read	53
	4.1.3.11. Read/Reset Command	53
	4.1.3.12. Automatic Memory Swap Programming	53
	4.1.3.13. Automatic Memory Swap Erasing	54
	4.1.3.14. Precautions of executing automatic commands	54
	4.1.4. Stopping Automatic Chip Erasing	54
	4.1.5. Completion Detection of Automatic Operation	55
	4.1.5.1. Procedure	55
	4.1.6. Protection Function	56
	4.1.6.1. How to Set Protection Function	56
	4.1.6.2. Protection Release	56
	4.1.6.3. Protection Temporary Release Function	56
	4.1.7. Security Function	57
	4.1.7.1. Security Setting	57
	4.1.7.2. Security Setting Release	57
	4.1.7.3. Operation	57
	4.1.8. Memory Swap Function	58
	4.1.8.1. Memory Swap Setting	58
	4.1.8.2. Memory Swap Operation	59
	4.1.8.3. Erasing Memory Swap Information	60
	4.1.9. User Information Area	61
	4.1.9.1. Switching Procedure of User Information Area	
	4.1.9.2. Data programming Method for User Information Area	
	4.1.9.3. Data Erasing Method for User Information Area	
	4.1.10. Read Buffer	
	4.1.10.1. Read Buffer Operation	63

TOSHIBA

5.	Registers	64
;	5.1. Register List	64
;	5.2. Detail of Register	65
	5.2.1. [FCSBMR] (Flash Security Bit Mask Register)	65
	5.2.2. [FCSSR] (Flash Security Status Register)	65
	5.2.3. [FCKCR] (Flash Key Code Register)	65
	5.2.4. [FCSR0] (Flash Status Register 0)	66
	5.2.5. [FCPSR0] (Flash Protect Status Register 0)	66
	5.2.6. [FCPSR1] (Flash Protect Status Register 1)	67
	5.2.7. [FCPSR6] (Flash Protect Status Register 6)	67
	5.2.8. [FCPMR0] (Flash Protect Mask Register 0)	68
	5.2.9. [FCPMR1] (Flash Protect Mask Register 1)	69
	5.2.10. [FCPMR6] (Flash Protect Mask Register 6)	70
	5.2.11. <i>[FCSR1]</i> (Flash Status Register 1)	70
	5.2.12. [FCSWPSR] (Flash Memory SWAP Status Register)	71
	5.2.13. [FCAREASEL] (Flash Area Selection Register)	72
	5.2.14. [FCCR] (Flash Control Register)	73
	5.2.15. [FCSTSCLR] (Flash Status Clear Register)	73
	5.2.16. [FCBNKCR] (Flash Bank Change Register)	73
	5.2.17. [FCACCR] (Flash Access Control Register)	74
	5.2.18. [FCBUFDISCLR] Flash Buffer Disable and Clear Register	75
6.	The Programming Method	76
(6.1. Initialization	76
(6.2. Mode Description	76
	6.3. Mode Determination	
	6.4. Memory Map in Each Mode	
	6.5. How to Reprogram Flash	78
	6.5.1. (1-A) Procedure that Programming Routine Stored in Flash Memory	
	6.5.1.2. Step-2	
	6.5.1.3. Step-3	
	6.5.1.4. Step-4	
	6.5.1.5. Step-5	
	6.5.1.6. Step-6	
	6.5.2. (1-B) Procedure that Programming Routine is Transferred from External Host	
	6.5.2.1. Step-1	
	6.5.2.2. Step-2	
	6.5.2.3. Step-3	84
	6.5.2.4. Step-4	85
	6.5.2.5. Step-5	85
	6.5.2.6. Step-6	86
(6.6. How to Reprogram Flash in Single Boot Mode	87
	6.6.1. Single Boot Mode	87
	6.6.2. Mode Setting	88



6.6.3. Interface Specifications	88
6.6.3.1. Communicate by UART	88
6.6.4. General flowchart of Built-in Boot Program	89
6.6.5. Restrictions on Memories	90
6.6.6. Operation Command	90
6.6.6.1. RAM transfer	90
6.6.6.2. Flash Memory Erasing	90
6.6.7. Common Operation Regardless of Command	91
6.6.7.1. Serial Operation Mode Determination	91
6.6.7.2. Acknowledgement Response Data	91
6.6.7.3. Password	93
6.6.7.4. CHECKSUM Calculation	95
6.6.8. Communication Rules of RAM Transfer Command	96
6.6.9. Communication Rules of Flash Memory Erasing	98
6.6.10. Reprogramming Procedure of the Flash Using Reprogramming Algorithm in Boot ROM	99
6.6.10.1. Step-1	99
6.6.10.2. Step-2	
6.6.10.3. Step-3	100
6.6.10.4. Step-4	
6.6.10.5. Step-5	
6.6.10.6. Step-6	
6.7. How to Reprogram using Dual Mode	103
6.7.1. Example of Flash Memory Reprogramming Procedure	
6.7.1.1. Step-1	
6.7.1.2. Step-2	
6.7.1.3. Step-3	
6.7.1.4. Step-4	
6.7.1.5. Step-5	105
6.8. How to Reprogram User Boot Program	106
6.8.1. Example of Flash Memory Reprogramming Procedure	
6.8.1.1. Step-1	106
6.8.1.2. Step-2	
6.8.1.3. Step-3	
6.8.1.4. Step-4	
6.8.1.5. Step-5	
6.8.1.6. Step-6	
6.8.1.7. Step-7	
6.8.1.8. Step-8	
6.8.1.9. Step-9	
6.8.1.10. Step-10	
7. General Precautions	
8. Revision History	113
RESTRICTIONS ON PRODUCT USE	114

5 / 114



List of Figures

Figure 1.1	Example of Memory Map (Code: 512KB, Data: 32KB)	14
Figure 2.1	Block Diagram of Flash Memory	
Figure 3.1	Flowchart of automatic programming (1)	35
Figure 3.2	Flowchart of automatic programming (2)	
Figure 3.3	Flowchart of Automatic Erasing (1)	
Figure 3.4	Flowchart of Automatic Erasing (2)	
Figure 3.5	Flowchart of Protect (1)	
Figure 3.6	Flowchart of Protect (2)	
Figure 3.7	Flowchart of Security (1)	
Figure 3.8	Flowchart of Security (2)	
Figure 3.9	Flowchart of Memory Swap (1)	
Figure 3.10	Flowchart of Memory Swap (2)	
Figure 4.1	Example of Procedure of Memory Swap	
Figure 4.2	Example of Operation without Read Buffer	
Figure 4.3	Example of Operation with Read Buffer	
Figure 6.1	Procedure that Programming Routine Stored in Flash Memory (1)	
Figure 6.2	Procedure that a Programming Routine Stored in Flash memory (2)	
Figure 6.3	Procedure that Programming Routine Stored in Flash Memory (3)	
Figure 6.4	Procedure that a Programming Routine Stored in Flash memory (4)	
Figure 6.5	Procedure that Programming Routine Stored in Flash Memory (5)	
Figure 6.6	Procedure that Programming Routine Stored in Flash Memory (6)	
Figure 6.7	Procedure that Programming Routine is Transferred from External Host (1)	
Figure 6.8	Procedure that Programming Routine is Transferred from External Host (2)	
Figure 6.9	Procedure that Programming Routine is Transferred from External Host (3)	
Figure 6.10	Procedure that Programming Routine is Transferred from External Host (4)	
Figure 6.11	Procedure that Programming Routine is Transferred from External Host (5)	
Figure 6.12	Procedure that Programming Routine is Transferred from External Host (6)	
Figure 6.13	General Flowchart of Built-in Boot Program	
Figure 6.14	Password Communication Data Configuration (Example of Transmission)	
Figure 6.15	Procedure of Using Reprogramming Algorithm in Boot ROM (1)	
Figure 6.16	Procedure of Using Reprogramming Algorithm in Boot ROM (2)	
Figure 6.17	Procedure of Using Reprogramming Algorithm in Boot ROM (3)	
Figure 6.18	Procedure of Using Reprogramming Algorithm in Boot ROM (4)	
Figure 6.19	Procedure of Using Reprogramming Algorithm in Boot ROM (5)	
Figure 6.20	Procedure of Using Reprogramming Algorithm in Boot ROM (6)	
Figure 6.21	Reprogramming using Dual Mode (1)	
Figure 6.22	Reprogramming using Dual Mode (2)	
Figure 6.23	Reprogramming using Dual Mode (3)	
Figure 6.24		
Figure 6.25		
Figure 6.26		
Figure 6.27		
Figure 6.28		
Figure 6.29		
Figure 6.30		
Figure 6.31	Reprogram by User Boot Program (6)	
Figure 6.32		
Figure 6.33		
Figure 6.34		
Figure 6.35		

Rev. 1.3



List of Tables

Table 1.1	Functional Description (Code Flash)	
Table 1.2	Functional Description (User Information Area)	13
Table 1.3	Functional Description (Data Flash)	13
Table 2.1	Signal List	
Table 2.2	Block Configuration of 512KB Code Flash	16
Table 2.3	Block Configuration of 384KB Code Flash	17
Table 2.4	Block Configuration of 256KB Code Flash	17
Table 2.5	Block Configuration of 128KB Code Flash	18
Table 2.6	Page Configuration of 512KB Code Flash	
Table 2.7	Page Configuration of 384KB Code Flash	
Table 2.8	Page Configuration of 256KB Code Flash	19
Table 2.9	Page Configuration of 128KB Code Flash	
Table 2.10	User Information Area Configuration of Code Flash	20
Table 2.11	Program/Erase Time of Code Flash	
Table 2.12	Memory capacity and the configuration of Code Flash	21
Table 2.13	Block Configuration of 32 KB Data Flash	
Table 2.14	Page Configuration of 32KB Data Flash	23
Table 2.15	Memory Capacity and Configuration and Program/Erase Time	23
Table 3.1	JEDEC compliant functions	
Table 3.2	Command Sequence (Code Flash)	25
Table 3.3	Address Bit Configuration in Bus Write Cycle (Code Flash)	27
Table 3.4	Protect Bit Programming Address	29
Table 3.5	ID-Read Command Code Assignment and Code Contents	30
Table 3.6	Setting Values Assigned to memory swap address Using Memory Swap Co	
	ole of Address	
Table 3.7	Command Sequence (Data flash)	
Table 3.8	Address Bit Configuration in Bus Write Cycle (Data Flash)	
Table 3.9	Protect Bit Program Address (Data Flash)	34
	ID-Read Command Code Assignment and Contents (Data Flash)	
Table 4.1	Flash Memory Function	45
Table 4.2	Detection of Completion of Programming/Erasing Flash	55
Table 4.3	Flash Memory Operation When Security Function is Enabled	
Table 6.1	The Mode and Operation	
Table 6.2	Operation Mode Setting	
Table 6.3	Functions and Commands	
Table 6.4	Used Pins (UART)	
Table 6.5	Restrictions on Memories in Single Boot Mode	
Table 6.6	Operation Commands in Single Boot Mode	
Table 6.7	Setting of Baud Rate in Single Boot Mode (fc = 10MHz, without error)	
Table 6.8	ACK Response Data Corresponding to Serial Operation Determination Data	
Table 6.9	ACK Response Data Corresponding to Operation Command Data	
Table 6.10	ACK Response Data Corresponding to CHECKSUM Data	
Table 6.11	ACK Response Data Corresponding to Flash Memory Erasing Operation	
Table 6.12	Password Setting Values and Setting Ranges	
Table 6.13	Communication Rules of RAM Transfer Command	
10610611		
Table 6.14	Communication Rules of Flash Memory Erasing	98 113

Rev. 1.3



Preface

Related documents

Document name
Clock Control and Operation Mode
Exception
Input/Output Ports
Product Information
Asynchronous Serial Communication Circuit



Conventions

• Numeric formats follow the rules as shown below:

Hexadecimal: 0xABC

Decimal: 123 or 0d123 (Only when it needs to be explicitly shown that they are decimal numbers.)

Binary: 0b111 (It is possible to omit the "0b" when the number of bits can be distinctly

understood from a sentence.)

• " N" is added to the end of signal names to indicate low active signals.

- It is called "assert" that a signal moves to its active level, "deassert" to its inactive level.
- When two or more signal names are referred, they are described like as [m: n]. Example: S[3: 0] shows four signal names S3, S2, S1 and S0 together.
- The characters surrounded by [] defines the register.

Example: [ABCD]

• "n" substitutes suffix number of two or more same kind of registers, fields, and bit names.

Example: [XYZ1], [XYZ2], $[XYZ3] \rightarrow [XYZn]$

• "x" substitutes suffix number or character of units and channels in the Register List.

In case of unit, "x" means A, B, and C ...

Example: [ADACR0], [ADBCR0], $[ADCCR0] \rightarrow [ADxCR0]$

In case of channel, "x" means 0, 1, and 2...

Example: [T32A0RUNA], [T32A1RUNA], $[T32A2RUNA] \rightarrow [T32AxRUNA]$

• The bit range of a register is written like as [m: n]. Example: Bit[3: 0] expresses the range of bit 3 to 0.

• The configuration value of a register is expressed by either the hexadecimal number or the binary number.

Example: [ABCD]<EFG> = 0x01 (hexadecimal), [XYZn]<VW> = 1 (binary)

• Word and Byte represent the following bit length.

Byte: 8 bits
Half word: 16 bits
Word: 32 bits
Double word: 64 bits

• Properties of each bit in a register are expressed as follows:

R: Read only W: Write only

R/W: Read and Write are possible

- Unless otherwise specified, register access supports only word access.
- The register defined as reserved must not be rewritten. Moreover, do not use the read value.
- The value read from the bit having default value of "-" is unknown.
- When a register containing both of writable bits and read-only bits is written, read-only bits should be written with their default value, In the cases that default is "-", follow the definition of each register.
- Reserved bits of the Write-only register should be written with their default value. In the cases that default is "-", follow the definition of each register.
- Do not use read-modified-write processing to the register of a definition which is different by writing and read out.

9 / 114 2023-02-10



All other company names, product names, and service names mentioned herein may be trademarks of their respective companies.

10 / 114 2023-02-10



Terms and Abbreviation

Some of abbreviations used in this document are as follows:

ACK Acknowledgement

Addr Address
Adr Address
BLK Block
KB Kilo Bytes
PG Page

POR Power On Reset

SFR Special Function Register

UART Universal Asynchronous Receiver Transmitter



1. Outline

The code flash which stores a program code, and the data flash which stores data are explained. A code flash stores an instruction code, and CPU reads and executes it.

There is user information area which can be accessed in a code flash by bank change. Since user information area is not erased by a chip erasing command, for example, a unique management number etc. can be written to it.

A data flash stores data, and even if power supply is intercepted, it keeps data.

Table 1.1 Functional Description (Code Flash)

Flash memory	Function classification	Function	Functional Description	Comments
	Programming and Erasing	Automatic Programming	Data programming is performed at 4 words (16 bytes).	
		Automatic chip erasing	Erasing all area of a flash memory is performed automatically. Object: Code flash Data flash	Except User information area in code flash.
	-	Automatic area erasing	Erasing in an area unit is performed automatically.	
		Automatic block erasing	Erasing in a block unit is performed automatically.	
Code Flash		Automatic page erasing	Erasing in a page unit is performed automatically.	
512KB 384KB 256KB	Program/erase protection	Protection	Programming and erasing can be prohibited per block.(Note)	
128KB	Security	Security	Prohibition of read-out from the flash memory by a flash writer and of using a debugging tools.	
	Memory swap	Automatic memory swap	Swap /swap release /swap size specification of a code flash block is performed automatically.	
	Execute Instruction	Execute Instruction	Instructions can be executed.	
	program/erase to other area	program/erase to other area of code/data flash	Basic operation to a code/data flash can be performed.	Dual mode
	Read control	Access time selection	The access time can be changed to optimize the usage conditions (System clock).	
		Read buffer	Access on a minimum of one clock is possible.	

Note: First 32KB of each FLASH I/F is protected by page unit.



Table 1.2 Functional Description (User Information Area)

Flash memory	Function classification	Function	Functional Description	Comments
	Programming and	Automatic Programming	Data programming is performed at 4 words (16 bytes).	
User information area (Code Flash) 4KB	Erasing	Automatic page erasing	Erasing all the User information area is performed automatically.	
	Security	Security	Prohibition of read-out of the flash memory by a flash writer and the usage restrictions of a debugging function can be carried out.	It is controlled by the operation on the code flash side.
	Execute Instruction	-	-	Execution of instruction cannot be performed.

Table 1.3 Functional Description (Data Flash)

Flash memory	Function classification	Function	Functional Description	Comments
		Automatic Programming	Data programming is performed at 1 word (4 bytes).	
	Programming and	Automatic area erasing	Erasing in an area unit is performed automatically.	
	Erasing	Automatic block erasing	Erasing in a block unit is performed automatically.	
	A	Automatic page erasing	Erasing in a page unit is performed automatically.	
Data Flash	Program/erase protection	Protection	Programming and erasing can be prohibited per block.	
32KB	Security	Security	Prohibition of read-out of the flash memory by a flash writer and the usage restrictions of a debugging function can be carried out.	It becomes effective simultaneously by the operation on the code flash side.
	Execute Instruction	Execute Instruction	Instructions can be executed.	No read buffer
	program/erase to other Flash area	program/erase to code Flash area	Basic operation to a code flash can be performed.	Dual mode



1.1. Memory map




Figure 1.1 Example of Memory Map (Code: 512KB, Data: 32KB)

Note: For details on the built-in memory for each product, refer to the "Memory Map" chapter of the reference manual "Clock Control and Operation Mode".



2. Configuration

2.1. Block Diagram

The Block Diagram of a Flash memory and a signal list are shown.




Figure 2.1 Block Diagram of Flash Memory

Table 2.1 Signal List

No.	Symbol	Signal name	I/O	Related reference manual
1	finosc1	The clock for programing/ erasing timing generation	Input	Clock Control and Operation Mode
2	INTFLCRDY	Code FLASH Ready interrupt	Output	Exception
3	INTFLDRDY	Data FLASH Ready interrupt	Output	Exception

15 / 114 2023-02-10



2.2. Configuration of Code Flash

2.2.1. Unit of Composition

There are "Area", "Block", and "Page" as a unit of the composition of a code flash.

Area

It is used by an erase function.

One area size is up to 512 KB. It is different with memory sizes of a product.

Block

It is used by the erase function and a protection function.

One block size is 32 KB.

Page

It is used by the erase function and a protection function.

One page size is 4096 byte.

2.2.2. Block Configuration

Table 2.2 Block Configuration of 512KB Code Flash

Area	Block name		Code execution address	Program/erase/read address	Block size (KB)
		PG0	0x00000000 to 0x00000FFF	0x5E000000 to 0x5E000FFF	4
		PG1	0x00001000 to 0x00001FFF	0x5E001000 to 0x5E001FFF	4
		PG2	0x00002000 to 0x00002FFF	0x5E002000 to 0x5E002FFF	4
	Block0	PG3	0x00003000 to 0x00003FFF	0x5E003000 to 0x5E003FFF	4
	(Note)	PG4	0x00004000 to 0x00004FFF	0x5E004000 to 0x5E004FFF	4
		PG5	0x00005000 to 0x00005FFF	0x5E005000 to 0x5E005FFF	4
		PG6	0x00006000 to 0x00006FFF	0x5E006000 to 0x5E006FFF	4
		PG7	0x00007000 to 0x00007FFF	0x5E007000 to 0x5E007FFF	4
	Bloc	k1	0x00008000 to 0x0000FFFF	0x5E008000 to 0x5E00FFFF	32
	Bloc	k2	0x00010000 to 0x00017FFF	0x5E010000 to 0x5E017FFF	32
	Bloc	k3	0x00018000 to 0x0001FFFF	0x5E018000 to 0x5E01FFFF	32
0	Bloc	k4	0x00020000 to 0x00027FFF	0x5E020000 to 0x5E027FFF	32
	Bloc	k5	0x00028000 to 0x0002FFFF	0x5E028000 to 0x5E02FFFF	32
	Bloc	k6	0x00030000 to 0x00037FFF	0x5E030000 to 0x5E037FFF	32
	Bloc	k7	0x00038000 to 0x0003FFFF	0x5E038000 to 0x5E03FFFF	32
	Bloc	k8	0x00040000 to 0x00047FFF	0x5E040000 to 0x5E047FFF	32
	Bloc	k9	0x00048000 to 0x0004FFFF	0x5E048000 to 0x5E04FFFF	32
	Block	:10	0x00050000 to 0x00057FFF	0x5E050000 to 0x5E057FFF	32
	Block	(11	0x00058000 to 0x0005FFFF	0x5E058000 to 0x5E05FFFF	32
	Block	:12	0x00060000 to 0x00067FFF	0x5E060000 to 0x5E067FFF	32
	Block	:13	0x00068000 to 0x0006FFFF	0x5E068000 to 0x5E06FFFF	32
	Block	:14	0x00070000 to 0x00077FFF	0x5E070000 to 0x5E077FFF	32
	Block15		0x00078000 to 0x0007FFFF	0x5E078000 to 0x5E07FFFF	32

Note: Block0 is a generic name for PG0 to PG7. It can be accessed as PG0 to PG7.



Table 2.3 Block Configuration of 384KB Code Flash

Area	Block name		Code execution address	Program/erase/read address	Block size (KB)
		PG0	0x00000000 to 0x00000FFF	0x5E000000 to 0x5E000FFF	4
		PG1	0x00001000 to 0x00001FFF	0x5E001000 to 0x5E001FFF	4
		PG2	0x00002000 to 0x00002FFF	0x5E002000 to 0x5E002FFF	4
	Block0	PG3	0x00003000 to 0x00003FFF	0x5E003000 to 0x5E003FFF	4
	(Note)	PG4	0x00004000 to 0x00004FFF	0x5E004000 to 0x5E004FFF	4
		PG5	0x00005000 to 0x00005FFF	0x5E005000 to 0x5E005FFF	4
		PG6	0x00006000 to 0x00006FFF	0x5E006000 to 0x5E006FFF	4
		PG7	0x00007000 to 0x00007FFF	0x5E007000 to 0x5E007FFF	4
	Bloc	k1	0x00008000 to 0x0000FFFF	0x5E008000 to 0x5E00FFFF	32
0	Bloc	k2	0x00010000 to 0x00017FFF	0x5E010000 to 0x5E017FFF	32
	Bloc	k3	0x00018000 to 0x0001FFFF	0x5E018000 to 0x5E01FFFF	32
	Block4		0x00020000 to 0x00027FFF	0x5E020000 to 0x5E027FFF	32
	Bloc	k5	0x00028000 to 0x0002FFFF	0x5E028000 to 0x5E02FFFF	32
	Bloc	k6	0x00030000 to 0x00037FFF	0x5E030000 to 0x5E037FFF	32
	Block7 Block8		0x00038000 to 0x0003FFFF	0x5E038000 to 0x5E03FFFF	32
			0x00040000 to 0x00047FFF	0x5E040000 to 0x5E047FFF	32
	Bloc	k9	0x00048000 to 0x0004FFFF	0x5E048000 to 0x5E04FFFF	32
	Block	(10	0x00050000 to 0x00057FFF	0x5E050000 to 0x5E057FFF	32
	Block	c11	0x00058000 to 0x0005FFFF	0x5E058000 to 0x5E05FFFF	32

Note: Block0 is a generic name for PG0 to PG7. It can be accessed as PG0 to PG7.

Table 2.4 Block Configuration of 256KB Code Flash

Area	Block name		Code execution address	Program/erase/read address	Block size (KB)
		PG0	0x00000000 to 0x00000FFF	0x5E000000 to 0x5E000FFF	4
		PG1	0x00001000 to 0x00001FFF	0x5E001000 to 0x5E001FFF	4
		PG2	0x00002000 to 0x00002FFF	0x5E002000 to 0x5E002FFF	4
	Block0	PG3	0x00003000 to 0x00003FFF	0x5E003000 to 0x5E003FFF	4
	(Note)	PG4	0x00004000 to 0x00004FFF	0x5E004000 to 0x5E004FFF	4
		PG5	0x00005000 to 0x00005FFF	0x5E005000 to 0x5E005FFF	4
		PG6	0x00006000 to 0x00006FFF	0x5E006000 to 0x5E006FFF	4
0		PG7	0x00007000 to 0x00007FFF	0x5E007000 to 0x5E007FFF	4
	Bloc	k1	0x00008000 to 0x0000FFFF	0x5E008000 to 0x5E00FFFF	32
	Bloc	k2	0x00010000 to 0x00017FFF	0x5E010000 to 0x5E017FFF	32
	Bloc	k3	0x00018000 to 0x0001FFFF	0x5E018000 to 0x5E01FFFF	32
	Bloc	k4	0x00020000 to 0x00027FFF	0x5E020000 to 0x5E027FFF	32
	Block	k5	0x00028000 to 0x0002FFFF	0x5E028000 to 0x5E02FFFF	32
	Bloc	k6	0x00030000 to 0x00037FFF		32
	Bloc	k7	0x00038000 to 0x0003FFFF	0x5E038000 to 0x5E03FFFF	32

Note: Block0 is a generic name for PG0 to PG7. It can be accessed as PG0 to PG7.



Table 2.5 Block Configuration of 128KB Code Flash

Area	Block name		Code execution address	Program/erase/read address	Block size (KB)
		PG0	0x00000000 to 0x00000FFF	0x5E000000 to 0x5E000FFF	4
		PG1	0x00001000 to 0x00001FFF	0x5E001000 to 0x5E001FFF	4
		PG2	0x00002000 to 0x00002FFF	0x5E002000 to 0x5E002FFF	4
	Block0	PG3	0x00003000 to 0x00003FFF	0x5E003000 to 0x5E003FFF	4
	(Note)	PG4	0x00004000 to 0x00004FFF	0x5E004000 to 0x5E004FFF	4
0		PG5	0x00005000 to 0x00005FFF	0x5E005000 to 0x5E005FFF	4
		PG6	0x00006000 to 0x00006FFF	0x5E006000 to 0x5E006FFF	4
		PG7	0x00007000 to 0x00007FFF	0x5E007000 to 0x5E007FFF	4
	Block	k1	0x00008000 to 0x0000FFFF	0x5E008000 to 0x5E00FFFF	32
	Block	k2	0x00010000 to 0x00017FFF	0x5E010000 to 0x5E017FFF	32
	Block	k3	0x00018000 to 0x0001FFFF	0x5E018000 to 0x5E01FFFF	32

Note: Block0 is a generic name for PG0 to PG7. It can be accessed as PG0 to PG7.

2.2.3. Page Configuration

Table 2.6 to Table 2.9 show example of page configuration code flash.

Table 2.6 Page Configuration of 512KB Code Flash

Area	Page name	Code execution address	Program/erase/read address	Page size (KB)
	Page0	0x00000000 to 0x00000FFF	0x5E000000 to 0x5E000FFF	4
	Page1	0x00001000 to 0x00001FFF	0x5E001000 to 0x5E001FFF	4
	Page2	0x00002000 to 0x00002FFF	0x5E002000 to 0x5E002FFF	4
	Page3	0x00003000 to 0x00003FFF	0x5E003000 to 0x5E003FFF	4
	Page4	0x00004000 to 0x00004FFF	0x5E004000 to 0x5E004FFF	4
	Page5	0x00005000 to 0x00005FFF	0x5E005000 to 0x5E005FFF	4
0	Page6	0x00006000 to 0x00006FFF	0x5E006000 to 0x5E006FFF	4
	Page7	0x00007000 to 0x00007FFF	0x5E007000 to 0x5E007FFF	4
	:	:	:	:
	:	:	:	:
	Page124	0x0007C000 to 0x0007CFFF	0x5E07C000 to 0x5E07CFFF	4
	Page125	0x0007D000 to 0x0007DFFF	0x5E07D000 to 0x5E07DFFF	4
	Page126	0x0007E000 to 0x0007EFFF	0x5E07E000 to 0x5E07EFFF	4
	Page127	0x0007F000 to 0x0007FFFF	0x5E07F000 to 0x5E07FFFF	4



Table 2.7 Page Configuration of 384KB Code Flash

Area	Page name	Code execution address	Program/erase/read address	Page size (KB)
	Page0	0x00000000 to 0x00000FFF	0x5E000000 to 0x5E000FFF	4
	Page1	0x00001000 to 0x00001FFF	0x5E001000 to 0x5E001FFF	4
	Page2	0x00002000 to 0x00002FFF	0x5E002000 to 0x5E002FFF	4
	Page3	0x00003000 to 0x00003FFF	0x5E003000 to 0x5E003FFF	4
	Page4	0x00004000 to 0x00004FFF	0x5E004000 to 0x5E004FFF	4
	Page5	0x00005000 to 0x00005FFF	0x5E005000 to 0x5E005FFF	4
0	Page6	0x00006000 to 0x00006FFF	0x5E006000 to 0x5E006FFF	4
	Page7	0x00007000 to 0x00007FFF	0x5E007000 to 0x5E007FFF	4
	:	:	:	: :
	Page92	0x0005C000 to 0x0005CFFF	0x5E05C000 to 0x5E05CFFF	4
	Page93	0x0005D000 to 0x0005DFFF	0x5E05D000 to 0x5E05DFFF	4
	Page94	0x0005E000 to 0x0005EFFF	0x5E05E000 to 0x5E05EFFF	4
	Page95	0x0005F000 to 0x0005FFFF	0x5E05F000 to 0x5E05FFFF	4

Table 2.8 Page Configuration of 256KB Code Flash

Area	Page name	Code execution address	Program/erase/read address	Page size (KB)
	Page0	0x00000000 to 0x00000FFF	0x5E000000 to 0x5E000FFF	4
	Page1	0x00001000 to 0x00001FFF	0x5E001000 to 0x5E001FFF	4
	Page2	0x00002000 to 0x00002FFF	0x5E002000 to 0x5E002FFF	4
	Page3	0x00003000 to 0x00003FFF	0x5E003000 to 0x5E003FFF	4
	Page4	0x00004000 to 0x00004FFF	0x5E004000 to 0x5E004FFF	4
	Page5	0x00005000 to 0x00005FFF	0x5E005000 to 0x5E005FFF	4
0	Page6	0x00006000 to 0x00006FFF	0x5E006000 to 0x5E006FFF	4
	Page7	0x00007000 to 0x00007FFF	0x5E007000 to 0x5E007FFF	4
	:	:	:	: :
	Page60	0x0003C000 to 0x0003CFFF	0x5E03C000 to 0x5E03CFFF	4
	Page61	0x0003D000 to 0x0003DFFF	0x5E03D000 to 0x5E03DFFF	4
	Page62	0x0003E000 to 0x0003EFFF	0x5E03E000 to 0x5E03EFFF	4
	Page63	0x0003F000 to 0x0003FFFF	0x5E03F000 to 0x5E03FFFF	4

Area	Page name	Code execution address	Page size (KB)	
	Page0	0x00000000 to 0x00000FFF	0x5E000000 to 0x5E000FFF	4
	Page1	0x00001000 to 0x00001FFF	0x5E001000 to 0x5E001FFF	4
	Page2	0x00002000 to 0x00002FFF	0x5E002000 to 0x5E002FFF	4
	Page3	0x00003000 to 0x00003FFF	0x5E003000 to 0x5E003FFF	4
	Page4	0x00004000 to 0x00004FFF	0x5E004000 to 0x5E004FFF	4
	Page5	0x00005000 to 0x00005FFF	0x5E005000 to 0x5E005FFF	4
0	Page6	0x00006000 to 0x00006FFF	0x5E006000 to 0x5E006FFF	4
	Page7	0x00007000 to 0x00007FFF	0x5E007000 to 0x5E007FFF	4
	:	:	:	:
	Page28	0x0001C000 to 0x0001CFFF	0x5E01C000 to 0x5E01CFFF	4
	Page29	0x0001D000 to 0x0001DFFF	0x5E01D000 to 0x5E01DFFF	4
	Page30	0x0001E000 to 0x0001EFFF	0x5E01E000 to 0x5E01EFFF	4
	Page31	0x0001F000 to 0x0001FFFF	0x5E01F000 to 0x5E01FFFF	4

Table 2.9 Page Configuration of 128KB Code Flash

2.2.4. User Information Area Configuration of Code Flash

Table 2.10 User Information Area Configuration of Code Flash

Area	User information area	Program/erase/read address	Page size (KB)
0	Page5	0x5E005000 to 0x5E005FFF	4

2.2.5. Program/Erase Time of Code Flash

Programming is performed in the unit of 16 bytes (4 bytes \times 4 times).

Erasing is performed in the unit of Page, Block, Area, or on whole chip (Data Flash is included.).

Table 2.11 Program/Erase Time of Code Flash

Capacity of			e (Note1) Erasing time (Note1)			
Flash Memory (KB)	programming unit (4 words)	Word	Page	Block	Area	Whole chip (Note2)
512						
384	91µs	22.6µs	2.6µs 1.1ms	8.4ms	9.1ms	21.3ms
256						
128						

Note1: The time above-mentioned are for reference only which are calculated the Oscillation frequency of IHOSC1 on the standard (10MHz<Typ.>). And they indicate the case of the initial value of each register after reset. A data transfer time is excluded.

Note2: It is a case where there is no block of a protection state. This time includes the erasing time of code flash, data flash, user information area, protect bits, and security bit. Erasing is configured with two or more command sequence.



2.2.6. Memory Capacity and the Configuration of Code Flash

Table 2.12 Memory capacity and the configuration of Code Flash

Capacity of	Area		Blo	Page	
Flash Memory (KB)	Size (KB)	Numbers	4KB	32KB	4KB
512	512	1	8	15	128
384	384	1	8	11	96
256	256	1	8	7	64
128	128	1	8	3	32



2.3. Configuration of Data Flash

2.3.1. Unit of the composition

There are "Area", "Block", and "Page" as a unit of the composition of a data flash.

Area
 It is used by an erase function.
 One area size is 32 KB.

Block
 It is used by the erase function and a protection function.
 One block size is 4 KB.

• Page
It is used by the erase function.
One page size is 256 bytes.

2.3.2. Block Configuration of Data Flash

Table 2.13 Block Configuration of 32 KB Data Flash

Area	Block name	Program/erase/read address	Block size (KB)
	Block0	0x30000000 to 0x30000FFF	4
	Block1	0x30001000 to 0x30001FFF	4
	Block2	0x30002000 to 0x30002FFF	4
4	Block3	0x30003000 to 0x30003FFF	4
4	Block4	0x30004000 to 0x30004FFF	4
	Block5	0x30005000 to 0x30005FFF	4
	Block6	0x30006000 to 0x30006FFF	4
	Block7	0x30007000 to 0x30007FFF	4



2.3.3. Page Configuration of Data Flash

Table 2.14 shows example page configuration data flash.

Table 2.14 Page Configuration of 32KB Data Flash

Area	Page name	Program/erase/read address	Page size (Byte)
	Page0	0x30000000 to 0x300000FF	256
	Page1	0x30000100 to 0x300001FF	256
	Page2	0x30000200 to 0x300002FF	256
	Page3	0x30000300 to 0x300003FF	256
	Page4	0x30000400 to 0x300004FF	256
	Page5	0x30000500 to 0x300005FF	256
	Page6	0x30000600 to 0x300006FF	256
	Page7	0x30000700 to 0x300007FF	256
	Page8	0x30000800 to 0x300008FF	256
	Page9	0x30000900 to 0x300009FF	256
4	Page10	0x30000A00 to 0x30000AFF	256
	Page11	0x30000B00 to 0x30000BFF	256
	Page12	0x30000C00 to 0x30000CFF	256
	Page13	0x30000D00 to 0x30000DFF	256
	Page14	0x30000E00 to 0x30000EFF	256
	Page15	0x30000F00 to 0x30000FFF	256
	:	:	:
	Page124	0x30007C00 to 0x30007CFF	256
	Page125	0x30007D00 to 0x30007DFF	256
	Page126	0x30007E00 to 0x30007EFF	256
	Page127	0x30007F00 to 0x30007FFF	256

2.3.4. Memory Capacity and Configuration and Program/Erase Time

Table 2.15 Memory Capacity and Configuration and Program/Erase Time

Capacity	Area	Block	Page	Programming time (Note)	Eras	Erasing time (Note)	
(KB)	32KB	4KB	256Bytes	Word	Page	Block	Area
32	1	8	128	78µs	1.1ms	16.2ms	9.1ms

Note: The time above-mentioned is for reference only which calculated the Oscillation frequency of IHOSC1 on the standard (10MHz<Typ.>). And indicate the case of the initial value of each register after reset. A data transfer time is excluded.



3. Function and Operation Explanation

Code flash and data flash are generally compliant with the JEDEC standards except for some specific functions. Therefore, if a user is currently using a Flash memory as an external memory, it is easy to implement the functions into this device. Furthermore, to provide easy program or erase operation, this flash memory contains a dedicated circuit to perform program or chip erase automatically.

Table 3.1 JEDEC compliant functions

JEDEC compliant functions	Modified, added, or deleted functions
Automatic programmingAutomatic chip erasingAutomatic block erasing	<pre><addition> Automatic area erasing, automatic page erasing, automatic memory swap/erasing <modified> Program/erase protect (only protection of program is supported) <deleted> Erase resume/suspend function</deleted></modified></addition></pre>

Precautions

- (1) Make sure to set *[CGOSCCR]*<IHOSC1EN> = 1 to oscillate the internal high speed oscillator 1 (IHOSC1) when data is programmed or erased code flash, data flash, user information area. Also oscillate the IHOSC1 before the operations related to the flash memory including protection and security operations. IHOSC1 is timing clock for programming/Erasing of flash memory.
- (2) Set up with procedure of oscillation start of internal oscillator1(IHOSC1). And operate flash memory after oscillation is stabilized.

[CGWUPHCR] = 0x03C00000 Set warming up time is 163.4µs or more.

(Count by internal oscillation)

[CGOSCCR]<IHOSC1EN> = 1 Enable internal oscillator1 to oscillate.

[CGWUPHCR]<WUON> = 1 Start warming up timer.

Read **[CGWUPHCR]** WUEF> Wait finish of warming up timer status. (<WUEF> = 0)

Refer to Reference manual "Clock Control and Operation Mode" about IHOSC1 and warming up.

- (3) Do not power off while Flash is busy. (Programming or Erasing, [FCSR0]<RDYBSY> = 0).
- (4) Do not enter STOP1/STOP2 mode while Flash is busy. (Programming or Erasing, **[FCSR0]**<RDYBSY> = 0).
- (5) Make sure not to occur reset by SIWDT or LVD while Flash is busy. (Programming or Erasing, [FCSR0]<RDYBSY> = 0).

24 / 114 2023-02-10 Rev. 1.3



3.1. Code Flash

3.1.1. Command Sequence of Code Flash

3.1.1.1. List of Command Sequence of Code Flash

This section shows addresses and data of the bus write cycle in each command of code flash.

Except the 5th bus cycle of ID-Read command, all cycles are "bus write cycles". A bus write cycle is performed by a 32-bit (1 word) data transfer instruction. Table 3.2 only shows the lower 8 bits data.

For details of addresses, refer to "Table 3.3 Address Bit Configuration in Bus Write Cycle (Code Flash)". Use the values in the table below to Addr[11:4] where "Command" is input.

Note: Each command address is set to a flash area (mirror).

Table 3.2 Command Sequence (Code Flash)

Sequence	1st bus cycle	2nd bus cycle	3rd bus cycle	4th bus cycle	5th bus cycle	6th bus cycle	7th bus cycle
	Address						
Command	Data						
Read/Reset	0xYYYYXXXX	-	-	-	-	-	-
Reau/Reset	0xF0	-	-	-	-	-	-
ID-Read	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	IA	0xYYYYXXXX	-	-
ID-Neau	0xAA	0x55	0x90	0x00	ID	-	-
Automatic	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	PA	PA	PA	PA
programming	0xAA	0x55	0xA0	PD0	PD1	PD2	PD3
Automatic page	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	0xYYYYX55X	0xYYYYXAAX	PGA	=
erasing	0xAA	0x55	0x80	0xAA	0x55	0x40	-
Automatic block	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	0xYYYYX55X	0xYYYYXAAX	ВА	-
erasing	0xAA	0x55	0x80	0xAA	0x55	0x30	-
Automatic area	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	0xYYYYX55X	0xYYYYXAAX	AA	-
erasing	0xAA	0x55	0x80	0xAA	0x55	0x20	=
Automatic code	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	-
area erasing	0xAA	0x55	0x80	0xAA	0x55	0x11	-
Automatic chip	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	-
erasing	0xAA	0x55	0x80	0xAA	0x55	0x10	-
Automatic protect bit	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	PBA(Note)	-	-	-
programming	0xAA	0x55	0x9A	0x9A	-	-	-



Sequence	1st bus cycle Address	2nd bus cycle Address	3rd bus cycle Address	4th bus cycle Address	5th bus cycle Address	6th bus cycle Address	7th bus cycle Address
Command	Data						
Automatic protect bit	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	0xYYYYX55X	0xYYYYXAAX	PBA(Note)	-
erasing	0xAA	0x55	0x80	0xAA	0x55	0x60	-
Automatic memory swap	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	MSA(Note)	-	-	-
programming	0xAA	0x55	0x9A	0x9A	-	-	-
Automatic memory swap	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	0xYYYYX55X	0xYYYYXAAX	MSA(Note)	-
erasing	0xAA	0x55	0x80	0xAA	0x55	0x60	-
Automatic security bit	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	SBA(Note)	-	-	-
programming	0xAA	0x55	0x9A	0x9A	-	-	-
Automatic security bit	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	0xYYYYX55X	0xYYYYXAAX	SBA(Note)	-
erasing	0xAA	0x55	0x80	0xAA	0x55	0x60	-

Note: Refer to "Table 3.3 Address Bit Configuration in Bus Write Cycle (Code Flash)".

Supplementary explanation:

IA: ID address

ID: ID data output

PGA: Page address

BA: Block address

AA: Area address

• PA: Program address (write)

• PD: Program data (32-bit data)

After the 4th bus cycle, 4 word data are sequentially input in address order.

PBA: Protect bit address

MSA: Memory swap address

SBA: Security bit address



3.1.1.2. Address Bit Configuration in Bus Write Cycle (Code Flash)

Refer to Table 3.3 with "Table 3.2 Command Sequence (Code Flash)".

Specify addresses in the first bus cycle and later cycle based on address setting of bus write cycle of normal command.

Table 3.3 Address Bit Configuration in Bus Write Cycle (Code Flash)

[Normal command]

Address	Adr [31:24]	Adr [23:22]	Adr [21:20]	Adr [19:12]	Adr [11:4]	Adr [3:0]
Normal	Address setting of bus write cycle of normal command					
command	0x5E	"00"	Area	"0"	Command	"0"
	UASE	Fixed	0:00	Recommended	Command	Recommended

[Read/reset, ID-Read]

Address	Adr [31:24]	Adr [23:22]	Adr [21:16]	Adr [15:14]	Adr [13:0]			
Address setting of 1st bus write cycle of Read/reset								
Read/Reset	0x5E	"00" Fixed	"0" Recommended					
		IA: ID address	(address setting	g of the 4th bus	write cycle of ID-Read)			
ID-Read	0x5E	"00" Fixed	"000000" ID "0" Fixed address Recommended					

[Automatic chip erasing]

Address	Adr [31:24]	Adr [23:22]	Adr [21:12]	Adr [11:4]	Adr [3:0]
	of chip erasing				
Chip erasing	0x5E	"00" Fixed	"0" Recommended	Command	"0" Recommended

[Automatic area erasing]

Address	Adr [31:24]	Adr [23:22]	Adr [21:20]	Adr [19:0]
_	AA:	Area address (add	dress setting of t	he 6th bus write cycle of area erase command)
Area erasing	0x5E	"00" Fixed	Area 0: 00	"0" Recommended

[Automatic block erasing]

Address	Adr [31:24]	Adr [23:22]	Adr [21:20]	Adr [19:15]	Adr [14:0]
	BA: BI	ock address (addı	ress setting of th	e 6th bus write	cycle of block erasing command)
Block erasing	0x5E	"00"	Area	Block	"0"
	UXSE	Fixed	0: 00	address	Recommended



[Automatic page erasing]

Address	Adr [31:24]	Adr [23:22]	Adr [21:20]	Adr [19:12]	Adr [11:0]
	PGA: F	Page address (add	dress setting of t	he 6th bus write cyc	le of page erasing command)
Page erasing	0x5E	"00" Fixed	Area0:00	Page address	"0" Recommended

[Automatic programming]

Address	Adr [31:24]	Adr [23:22]	Adr [21:20]	Adr [18:4]	Adr [3:0]
	PA: F	Program address (address setting	of the 4th to 7th bus write cycle of the p	rogram)
Program 0x5E "00" Fixed Area0: 00			Program address	"0" Recommended	

[Automatic protect bit programming/erasing]

Address	Adr [31:24]	Adr [23:22]	Adr [21:20]	Adr [19:12]	Adr [11:4]	Adr [3:0]		
Protect bit	PBA: F	PBA: Protect bit address (address setting of the 6th bus write cycle of Protect bit erasing)						
erasing	0x5E	"00" Fixed	"00"	"00000010" Fixed	"0" Recommended			
Protect bit	Protect bit PBA: Protect Bit Address (address setting of the 4th bus write cycle of Protect bit programme)					rogramming)		
programming	0x5E	"00" Fixed	"00"	"00000010" Fixed	Protect Bit Address	"0" Recommended		

[Automatic memory swap erasing/programming]

Address	Adr [31:24]	Adr [23:22]	Adr [21:20]	Adr [19:12]	Adr [11:4]	Adr [3:0]	
Memory swap MSA: Address setting of the 6th bus write cycle of memory swap erasing							
erasing	0x5E	"00" Fixed	"00"	"00000011" Fixed	"0" Recommended		
Memory swap	MSA: Address setting of the 4th bus write cycle of memory swap programming						
programming	0x5E	"00" Fixed	"00"	"00000011" Fixed	Memory Swap Address	"0" Recommended	

[Automatic security bit programming/erasing]

Address	Adr [31:24]	Adr [23:22]	Adr [21:20]	Adr [19:12]	Adr [11:0]			
Security bit	SBA: Security bit address (address of the 6th bus write cycle of security bit erasing)							
Erasing	0x5E	"00" Fixed	"00" Fixed	"00000001" Fixed	"0" Recommended			
Security bit	SBA: Security address (address of the 4th bus write cycle of security bit programming)							
programming	0x5E	"00" Fixed	"00" Fixed	"00000001" Fixed	"0" Recommended			



3.1.1.3. Area Address (AA), Block Address (BA): Code Flash

Table 2.2 to Table 2.5 show area addresses and block addresses. An address of the area or block to be erased should be specified in the 6th bus write cycle of automatic area erasing command and automatic block erasing command. In Single Chip mode, an address of the mirror area should be specified.

3.1.1.4. Protect Bit Assignment (PBA): Code Flash

A protect bit can be controlled in the unit of one bit.

Table 3.4 shows the protect bit selection of the automatic protect bit programming.

Table 3.4 Protect Bit Programming Address

								PBA	[11:4]				Example of
Area	Block	Page	Register	Protect bit	Adr [11]	Adr [10]	Adr [9]	Adr [8]	Adr [7]	Adr [6]	Adr [5]	Adr [4]	address [31:0]
		0		<pg0></pg0>	0	0	0	0	0	0	0	0	0x5E002000
		1		<pg1></pg1>	0	0	0	0	0	0	0	1	0x5E002010
		2		<pg2></pg2>	0	0	0	0	0	0	1	0	0x5E002020
	0	3	(ECDEDA)	<pg3></pg3>	0	0	0	0	0	0	1	1	0x5E002030
	(Note)	4	[FCPSR0]	<pg4></pg4>	0	0	0	0	0	1	0	0	0x5E002040
		5		<pg5></pg5>	0	0	0	0	0	1	0	1	0x5E002050
		6		<pg6></pg6>	0	0	0	0	0	1	1	0	0x5E002060
		7		<pg7></pg7>	0	0	0	0	0	1	1	1	0x5E002070
	1	8 to 15		<blk1></blk1>	0	0	0	0	1	0	0	0	0x5E002080
	2	16 to 23		<blk2></blk2>	0	0	0	0	1	0	0	1	0x5E002090
	3	24 to 31		<blk3></blk3>	0	0	0	0	1	0	1	0	0x5E0020A0
0	4	32 to 39		<blk4></blk4>	0	0	0	0	1	0	1	1	0x5E0020B0
	5	40 to 47		<blk5></blk5>	0	0	0	0	1	1	0	0	0x5E0020C0
	6	48 to 55		<blk6></blk6>	0	0	0	0	1	1	0	1	0x5E0020D0
	7	56 to 63		<blk7></blk7>	0	0	0	0	1	1	1	0	0x5E0020E0
	8	64 to 71	[FCPSR1]	<blk8></blk8>	0	0	0	0	1	1	1	1	0x5E0020F0
	9	72 to 79		<blk9></blk9>	0	0	0	1	0	0	0	0	0x5E002100
	10	80 to 87		<blk10></blk10>	0	0	0	1	0	0	0	1	0x5E002110
	11	88 to 95		<blk11></blk11>	0	0	0	1	0	0	1	0	0x5E002120
	12	96 to 103		<blk12></blk12>	0	0	0	1	0	0	1	1	0x5E002130
	13	104 to 111		<blk13></blk13>	0	0	0	1	0	1	0	0	0x5E002140
	14	112 to 119		<blk14></blk14>	0	0	0	1	0	1	0	1	0x5E002150
	15	120 to 127		<blk15></blk15>	0	0	0	1	0	1	1	0	0x5E002160

Note: Protect of Block0 is performed by <PG0> to <PG7>.



3.1.1.5. ID-Read Code (IA, ID): Code Flash

Table 3.5 shows the code assignment and the contents of ID-Read command.

Table 3.5 ID-Read Command Code Assignment and Code Contents

Code	ID[15:0]	IA[15:14]	Example of address [31:0]
Manufacturer code	0x0098	00	0x5E000000
Device code	0x005A	01	0x5E004000
-	Reserved	10	N/A
Macro code	(Note)	11	0x5E00C000

Note: The ID is depend on a product and memory size. For the details, refer to reference manual "Product Information".

3.1.1.6. Memory Swap Bit Assignment (MSA)

Table 3.6 shows the setting values of memory swap address assigned in the 4th bus write cycle of the auto memory swap command.

Table 3.6 Setting Values Assigned to memory swap address **Using Memory Swap Command, and Example of Address**

				MSA[11:4]							
Register		Adr [11:9]	Adr [8]	Adr [7]	Adr [6]	Adr [5]	Adr [4]	address [31:0]			
	<swp0></swp0>	000	0	0	0	0	0	0x5E003000			
	<swp1></swp1>	000	0	0	0	0	1	0x5E003010			
(ECSW/DSD)	<size0></size0>	000	0	0	0	1	0	0x5E003020			
[FCSWPSR]	<size1></size1>	000	0	0	0	1	1	0x5E003030			
	<size2></size2>	000	0	0	1	0	0	0x5E003040			
	<size3></size3>	000	0	0	1	0	1	0x5E003050			



3.2. Data Flash

3.2.1. Command Sequence of Data Flash

3.2.1.1. List of Command Sequence of Data Flash

This section shows addresses and data of the bus write cycle in each command of data flash.

Except the 5th bus cycle of ID-Read command, all cycles are "bus write cycles". A bus write cycle is performed by a 32-bit (1 word) data transfer instruction. Table 3.7 only shows the lower 8 bits data.

For details of addresses, refer to "Table 3.9 Protect Bit Program Address (Data Flash)". Use the values in the table below to Addr[11:4] where "Command" is inputted.

Note: Each command address is set in a flash area (data).

Table 3.7 Command Sequence (Data flash)

Table 6.7 Sommand Sequence (Butta nash)									
Sequence	1st bus cycle	2nd bus cycle	3rd bus cycle	4th bus cycle	5th bus cycle	6th bus cycle	7th bus cycle		
	Address								
Command	Data								
Read/Reset	0xYYYYXXXX	-	-	-	-	-	-		
Reau/Reset	0xF0	-	-	-	-	-	-		
ID-Read	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	IA	0xYYYYXXXX	-	-		
ID-Reau	0xAA	0x55	0x90	0x00	ID	-	-		
Automatic	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	PA	-	-	-		
programming	0xAA	0x55	0xC0	PD0	-	-	-		
Automatic page	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	0xYYYYX55X	0xYYYYXAAX	PGA	-		
erasing	0xAA	0x55	0x80	0xAA	0x55	0x40	-		
Automatic block	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	0xYYYYX55X	0xYYYYXAAX	ВА	-		
erasing	0xAA	0x55	0x80	0xAA	0x55	0x30	-		
Automatic area	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	0xYYYYX55X	0xYYYYXAAX	AA	-		
erasing	0xAA	0x55	0x80	0xAA	0x55	0x20	-		
Automatic	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	PBA (Note)	-	-	-		
protect bit programming	0xAA	0x55	0x9A	0x9A	-	-	-		
Automatic	0xYYYYX55X	0xYYYYXAAX	0xYYYYX55X	0xYYYYX55X	0xYYYYXAAX	PBA(Note)	-		
protect bit erasing	0xAA	0x55	0x80	0xAA	0x55	0x60	=		

Note: Refer to "Table 3.9 Protect Bit Program Address (Data Flash)".



Supplementary explanation:

IA: ID address

• ID: ID data output

PGA: Page address

BA: Block address

AA: Area address

• PA: Program address (write)

PD: Program data (32-bit data)PBA: Protect bit address

3.2.1.2. Address Configuration in the Bus Write Cycle (Data Flash)

Refer to Table 3.9 with "Table 3.7 Command Sequence (Data flash)".

Specify addresses in the first bus cycle and later cycle, based on address setting of bus write cycle of normal command.

Table 3.8 Address Bit Configuration in Bus Write Cycle (Data Flash)

[Normal command]

Address	Adr [31:24]	Adr [23:16]	Adr [15]	Adr [14:12]	Adr [11:4]	Adr [3:0]		
Normal	Address setting of bus write cycle of normal command							
command	0x30	"00000000"	Area	"0"	Command	"0"		
oommana.	UXJU	Fixed	4:0	Recommended	Command	Recommended		

[Read/reset, ID-Read]

Address	Adr [31:24]	Adr [23:16]	Adr [15]	Adr [14:13]	Adr [12:0]			
Read		Address	Address setting of 1st bus write cycle of read/reset					
/Reset	0x30	"00000000" Fixed	"0" Recommended					
		IA: ID Address (address setting of 4th bus write cycle of ID-Read)						
ID-Read	0x30	"00000000" Fixed	"0" Fixed	ID address	"0" Recommended			

[Automatic area erasing]

ss Adr Adr Adr Adr [31:24] [23:16] [15] [14:0]						
AA: Area Address (address setting of 6th bus write cycle of area erasing command)						
0x30	"00000000" Fixed	Area 4·∩	"0" Recommended			
	[31:24] AA:	[31:24] [23:16] AA: Area Address (addre	[31:24] [23:16] [15] AA: Area Address (address setting of "00000000" Area			

[Automatic block erasing]

Address	Adr [31:24]	Adr [23:16]	Adr [15]	Adr [14:12]	Adr [11:0]	
	e of block erasing command)					
Block erasing	0x30	"00000000"	Area	Block	"0"	
	0x30	Fixed	4:0	address	Recommended	

32 / 114 2023-02-10



[Automatic page erasing]

Address	Adr [31:24]	Adr [23:16]	Adr [15]	Adr [14:8]	Adr [7:0]			
	PGA	PGA: Page Address (address setting of 6th bus write cycle of page erasing command)						
Page erasing	0x30		Page address	"0" Recommended				

[Automatic programming]

Address	Adr [31:24]	Adr [23:16]			Adr [1:0]				
	PA: Pi	PA: Program Address (address setting of 4th bus write cycle of programming command)							
Program	0x30	"00000000" Fixed	Area 4:0	Program address	"0" Recommended				

[Automatic protect bit programming/erasing]

Address	Adr [31:24]	Adr [23:16]	Adr [15]	Adr [14:8]	Adr [7:2]	Adr [1:0]	
Protect bit	PBA: Protect Bit Address (Address setting of 6th bus write cycle of protect bit erasing command)						
erasing	0x30	"00000000" Fixed	"0" Fixed	"0000001" Fixed			
Protect bit	Protect bit PBA: Protect Bit Address (address setting of 4th bus write cycle of protect bit programming comman						
programming	0x30	"00000000" Fixed	"0" Fixed	"0000001" Fixed	Protect Bit Address	"0" Recommended	

3.2.1.3. Area Address (AA), Block Address (BA)

"Table 2.13 Block Configuration of 32 KB Data Flash" shows area addresses and block addresses. An address of the area or block to be erased should be specified in the 6th bus write cycle of automatic area erasing command and automatic block erasing command.



3.2.1.4. Protect Bit Address (PBA)

A protect bit can be controlled in the unit of one bit.

Table 3.9 shows the protect bit selection of the automatic protect bit program.

Table 3.9 Protect Bit Program Address (Data Flash)

	Block	Register	Protect bit	PBA[7:2]				Example of	
Area				Adr [7:6]	Adr [5]	Adr [4]	Adr [3]	Adr [2]	address [31:0]
	0	[FCPSR6]	<dblk0></dblk0>	00	0	0	0	0	0x30000100
	1		<dblk1></dblk1>	00	0	0	0	1	0x30000104
	2		<dblk2></dblk2>	00	0	0	1	0	0x30000108
4	3		<dblk3></dblk3>	00	0	0	1	1	0x3000010C
4	4		<dblk4></dblk4>	00	0	1	0	0	0x30000110
	5		<dblk5></dblk5>	00	0	1	0	1	0x30000114
	6		<dblk6></dblk6>	00	0	1	1	0	0x30000118
	7		<dblk7></dblk7>	00	0	1	1	1	0x3000011C

3.2.1.5. ID-Read Code (IA, ID): Data Flash

Table 3.10 shows the code assignment and the contents of ID-Read command.

Table 3.10 ID-Read Command Code Assignment and Contents (Data Flash)

Code	ID[15:0]	IA[14:13]	Example of address [31:0]		
Manufacturer code	0x0098	00	0x30000000		
Device code	0x005A	01	0x30002000		
-	Reserved	10	N/A		
Macro code	(Note)	11	0x30006000		

Note: The ID is depend on a product and memory size. For the details, refer to reference manual "Product Information".



3.3. Flowchart

This section shows examples of code flash programming.

3.3.1. Automatic Programming




Figure 3.1 Flowchart of automatic programming (1)




Figure 3.2 Flowchart of automatic programming (2)

3.3.2. Automatic Erasing




Figure 3.3 Flowchart of Automatic Erasing (1)

Note1: When executing automatic chip erasing command sequence, please select all the area of a code flash, and the area of a data flash.

Note2: When executing automatic code area erasing command sequence, please select all the area of a code flash.

Note3: Please perform blank check to confirm data was erased after automatic erasing.






Figure 3.4 Flowchart of Automatic Erasing (2)

38 / 114 2023-02-10

3.3.3. Protect bit




Figure 3.5 Flowchart of Protect (1)

Note1: <MSKn> represents <PMn>, <MSKn>, and <DMSKn>.

Note2: Area "0" is selected for Code Flash. Area "4" is selected for Data Flash.




Figure 3.6 Flowchart of Protect (2)

40 / 114 2023-02-10

3.3.4. Security bit




Figure 3.7 Flowchart of Security (1)






Figure 3.8 Flowchart of Security (2)

42 / 114 2023-02-10 Rev. 1.3

TXZ+ Family Flash Memory

3.3.5. Memory Swap




Figure 3.9 Flowchart of Memory Swap (1)




Figure 3.10 Flowchart of Memory Swap (2)



4. Details of Flash Memory

Flash memory is Programmed/erased by executing a command in the control program. This programming/ erasing control program must be prepared by users in advance.

While a program is executing on a memory in area 0, another memory region (for example, <Area4>: Data Flash memory) that is not operating can be erased or written and vice versa. This usage is called "dual mode" in this document.

4.1. Functions

Flash memory programming and erasing operation are generally compliant with the JEDEC standards commands except for some specific functions; however, address assignment of an operational command is different from standard commands.

When programming/erasing operation is performed, a command is input to the flash memory with 32-bit (one word) store instruction. After the command is input, program or erase operation is internally automatically performed.

Table 4.1 Flash Memory Function

Main functions	Description
Automatic programming	Code flash: Program data in 4 words unit (16 bytes) automatically. Data flash: Program data in 1 word unit (4 bytes) automatically.
Automatic chip erasing	Erases the entire flash memory at one time automatically.(Note1)
Automatic code area erasing	Erases the flash memory in the code flash area automatically.
Automatic area erasing	Erases the flash memory in the unit of the area automatically.
Automatic block erasing	Erases the flash memory in the unit of the block automatically.(Note2)
Automatic page erasing	Erases the flash memory in the unit of the page automatically.
Automatic protect bit programming/erasing	Protects the flash memory from data program and erase operation.
Automatic security bit programming/erasing	Security setting to the flash memory and release security operation.
Automatic memory swap programming/erasing	Specifies memory swap, memory swap release, or swap size of the code flash area automatically.

Note1: Except user information area.

Note2: Block0 of code flash cannot be erased by one time. Please erase for every page by automatic page erasing command.



4.1.1. Operation Mode of Flash Memory

The flash memory has three main operation modes:

- Read the memory data (Read mode)
- Input command for erasing/programming (Command sequence input mode)
- Erase/program data automatically (Automatic operation)

After power-on, after reset, or release area selection after normal end of automatic operation, the flash memory enters read mode if the automatic operation is properly completed. Instructions described in the flash memory or data reading is executed in read mode.

The operation mode enters to Command sequence input mode after area setting. A command is input during this mode, the flash memory enters automatic operation mode. When a command processing is completed properly, the flash memory returns to read mode except the case that ID-Read command is handled. During the automatic operation mode, data reading or instruction on the flash memory cannot be executed.

4.1.2. Command Execution

A command is executed on the flash memory with the store instruction by inputting the command sequence after area setting. The flash memory executes an automatic operation command depending on the combination of input address and data. For details of command execution, refer to "4.1.3. Command Description".

A cycle where the store instruction is executed on the flash memory is called "bus write cycle". Each command takes some bus write cycles. The flash memory executes automatic operation as long as the address and data in the bus write cycle are performed in the proper order. Otherwise, the flash memory aborts executing the command, and returns to read mode.

When the user attempts to cancel the command sequence in the middle of the process, or inputs the undefined command sequence, the flash memory executes the read/reset command to enter read mode. Then, flash memory will return to read modem if area setting is released.

Note: Please perform cancellation until the 3rd bus cycle in an automatic program command, and until the last bus cycle in other commands.

When the command sequence is inputted completely, the flash memory starts the automatic operation and [FCSR0]<RDYBSY> = 0. When the automatic operation is completed properly, [FCSR0]<RDYBSY> is set to "1"

Another command sequence is not accepted during automatic operation.

The following cautions should be exercised when executing a command.

- (1) Do not perform the operation below during the automatic operation:
 - Power shutdown
 - All exceptions (Recommend)



- (2) In order to recognize a command by the command sequencer, the flash memory must be in read mode before executing the command. Thus, confirm whether **[FCSR0]**<RDYBSY> = 1 before the flash memory entering command sequence input mode. And selecting area then execute the Read/Reset command.
- (3) Execute the following command sequences on the built-in RAM.
 - Automatic chip erasing command
 - ID-Read command
 - Automatic security bit programming command
 - Automatic security bit erasing command
 - Automatic protect bit programming command
 - Automatic protect bit erasing command
 - Automatic memory swap command
 - Automatic memory swap erasing command
- (4) Set the area selection bit of *[FCAREASEL]* before executing each command. (Write "111" to <AREAn>). Note that when the following command is executed, set all area selection bits.
 - Automatic chip erasing command
- (5) Set each bus write cycle using consecutive 1-word (32-bit) data transfer instruction.
- (6) If an access is performed to the target Flash memory in each command sequence, a bus fault occurs.
- (7) When issuing commands, if wrong addresses or data are inputted, make sure to issue Read/Reset command, then return to command sequence input mode.
- (8) Confirmation procedure after each command completion is as follows:
 - (a) Execute the final bus write cycle
 - (b) Poll until **/FCSR0/**<RDYBSY> = 0 (Busy).
 - (c) Poll until **/FCSR0/**<RDYBSY> = 1 (Ready).
- (9) When data is read from the flash memory, clear the area selection bit of *[FCAREASEL]*. (Set <AREAn> to "000".)

When two or more flash memory areas are built-in, a command sequence other than the above can be used to write /erase in dual mode. For example, when there is area 0 and area 4, and the target flash memory to be programmed /erased is area 4, the program on the flash memory in area 0 can be executed to program / erase area 4(Reverse settings are possible).

In dual mode, interrupts can be used only when executing the instructions in area 0 to write / erase other areas.



4.1.3. Command Description

This section explains each command. For details of specific command sequences, refer to "3.1.1. Command Sequence of Code Flash" and "3.2.1. Command Sequence of Data Flash".

4.1.3.1. Automatic Programming

(1) Operation

Code flash can be programmed in four words (16 bytes) unit with the automatic programming command sequence. Programming across 16 bytes is not possible. Data flash can be programmed in one word (four bytes) unit.

Programming data to flash memory means that data cells of "1" become those of "0". It is not possible to become data cells of "1" from those of "0". To become data cells of "1" from "0", the erase operation is required.

The automatic programming is allowed only once to each programming unit already erased. Either data cells of "1" or "0" cannot be programmed data twice or more. If reprogramming to an address that has already been programmed once, the automatic program is needed to be set again after the automatic page erasing, automatic block erasing, or automatic chip erasing command is executed.

Another command sequence is not accepted during automatic operation. After programmed, flash memory returns to command sequence input mode.

Note1: Programming execute to the same programming unit twice or more without erasing operation may damage the data.

Note2: Programming/erasing to the protected block is not possible.

(2) How to set

The 1st to 3rd bus write cycles are the automatic programming command. After the 4th bus write cycle, the first address and data are inputted. On and after 5th bus cycle, remaining data of four words will be inputted to code flash. Data flash is programmed in one word (32 bits) unit.

If a part of four words of code flash is used, program "0xFFFFFFF" to the unused remaining part of four words.

If a part of one word of data flash is used, program "0xFF" to the unused remaining part of one word.



4.1.3.2. Automatic chip erasing

(1) Operation

Automatic chip erasing erases memory cells in all addresses. It erases in order of a data flash and a code flash. If protected pages or blocks are contained, the automatic chip erasing is performed on unprotected pages or blocks (Note1). After erased, flash memory returns to command sequence input mode.

Erasing target: Code Flash, Data Flash

Since protect bits are not erased, when erasing protect bits are required, please erase by an automatic protect bit erase command.

Another command sequence is not accepted during automatic operation. If the users attempt to stop the automatic chip erase, refer to "4.1.4. Stopping Automatic Chip Erasing". In this case, data may not be erased properly. Thus, the automatic chip erasing must be performed again.

(2) How to set

The 1st to 6th bus write cycles are the automatic chip erasing command sequences. After the command sequences are input, the automatic chip erasing starts.

Note1: When there is the block or page protected, erasing operation is repeated per page inside a flash memory. It takes the time for the number of pages until erasing operation is completed.

Note2: Automatic chip erasing cannot be performed continuously. When re-issue the chip erasing command, a blank check is required.

4.1.3.3. Automatic Area Erasing

(1) Operation

The automatic area erasing command performs on the specified area. If protected pages or blocks are contained, the automatic area erasing is performed on un-protected pages or blocks (Note1). After erased, flash memory returns to command sequence input mode.

Another command sequence is not accepted during automatic operation. After erased, flash memory returns to command sequence input mode.

(2) How to set

The 1st to 5th bus write cycles are the automatic area erasing command sequences. The area to be erased is specified in the 6th bus write cycle.

After the command sequences are input, the automatic area erasing starts.

Note1: When there is the block or page protected, erasing operation is repeated per page inside a flash memory. It takes the time for the number of pages until erasing operation is completed.

Note2: Automatic area erasing cannot be performed continuously. When re-issuing the chip erasing command, a blank check to erased area is required.



4.1.3.4. Automatic Block Erasing

(1) Operation

The automatic block erasing command performs on the specified block. When the specified block is included in the block protected, erasing is not performed, but make sure to input command sequence, then return to command sequence input mode.

Another command sequence is not accepted during automatic operation.

After erased, flash memory returns to command sequence input mode.

(2) How to set

The 1st to 5th bus write cycles are the automatic block erasing command sequences. The block to be erased is specified in the 6th bus write cycle.

After the command sequences are input, the automatic block erasing starts.

4.1.3.5. Automatic Page Erasing

(1) Operation

The automatic page erasing command performs on the specified page. If protected page is contained, the automatic page erasing is not performed on this page. And flash memory returns to command sequence input mode.

Another command sequence is not accepted during automatic operation.

fter erased, flash memory returns to command sequence input mode.

(2) How to set

The 1st to 5th bus write cycles are the automatic page erasing command sequences. The page to be erased is specified in the 6th bus write cycle.

After the command sequences are input, the automatic page erasing starts.

4.1.3.6. Automatic Protect Bit Programming

(1) Operation

The automatic protect bit programming sets the protect bit to "1" in the unit of bit. When clear the protect bit to "0", use the automatic protect bit erasing command.

For details of the protection function, refer to "4.1.64.1.6. Protection Function".

Another command sequence is not accepted during automatic operation.

After programmed, flash memory returns to command sequence input mode.

(2) How to set

The 1st to 3rd bus write cycles are the automatic protect bit programming command sequences. The bit to be programmed is specified in the 4th bus write cycle.

After the command sequences are input, the automatic protect bit programming starts. Whether the protect bit is programmed normally, please check each bit of **[FCPSRn]**.



4.1.3.7. Automatic Protect Bit Erasing

(1) Operation

The automatic protect bit erasing command erases the protect bit regardless of the security state of the flash memory.

(2) For details of the protection function, refer to "4.1.6. Protection Function". Another command sequence is not accepted during automatic operation. After erased, flash memory returns to command sequence input mode.

How to set

Input a automatic protect bit erasing command sequence. After the command sequences are input, the automatic protect bit erasing starts.

All protect bits are erased at one time. Whether the protect bits are erased normally, please check the *[FCPSRn]*.

4.1.3.8. Automatic Security Bit Programming

(3) Operation

The automatic security bit programming set the security bit to "1". When clear the security bit to "0", use the automatic security bit erasing command.

For details of the security function, refer to "4.1.7. Security Function". Another command sequence is not accepted during automatic operation.

After programmed, flash memory returns to command sequence input mode.

(4) How to set

Input a security bit programming command sequence. After the command sequences are input, the automatic security bit programming starts. Security bit is enabled after system reset. When security is enabled, debugging tool cannot be connected.



4.1.3.9. Automatic Security Bit Erasing

(1) Operation

The operation of the automatic security bit erasing command varies depending on the security state of the flash memory.

- Non secured state (It is **[FCSBMR]** \leq SMB \geq =0 setup and is **[FCSSR]** \leq SEC \geq =1 \rightarrow 0.) Erase the security bit to "0".
- Security state (*[FCSSR]*<SEC> = 1)
 Erase all address of code flash and data flash, and erase security bit.

For details of the security function, refer to "4.1.7. Security Function".

Another command sequence is not accepted during automatic operation. After erased, flash memory returns to command sequence input mode.

(2) How to set

Input security bit erasing command sequence. After the command sequences are input, the automatic security bit erasing starts.

In the case of a security state (*IFCSSRJ*<SEC> = 1), in order to release security temporarily, *IFCSBMRJ*<SMB> =0 is set. A security bit will be erased, if command sequence "automatic security bit erasing" is performed after checking that *IFCSSRJ*<SEC> =0 is set. In order to check whether erasing has been performed normally, after a system reset, please set *IFCSBMRJ*<SMB> =1 and read *IFCSSRJ*<SEC>.

In security state, if the security bit erasing command sequence is performed, data of all addresses of code flash, data flash and security bit are erased. In order to check whether erasing has been performed normally, after a system reset, please set [FCSBMR]<SMB>=1 and read [FCSSR]<SEC>. Please also check erasing the data of a code flash and a data flash. And if necessary, execute the command sequence "automatic protect bit erasing" to erase the protect bit.

Note: When perform "Automatic security bit erasing command", all areas must be selected. The command is ignored when all areas are not specified by *[FCAREASEL]*.



4.1.3.10. ID-Read

(1) Operation

The ID-Read command can read the information including the type of the flash memory. The information consists of a manufacturer code, device code, and macro code.

(2) How to set

The 1st to 3rd bus write cycles are the ID-Read command sequences. The ID address to be read is specified in the 4th bus write cycle. After the 4th bus write cycle, release area selection to read mode and input 5th bus cycle. Then, ID data is read from Flash.

If read other ID, input ID-read command sequence from 1st bus cycle again.

Note: After executed ID-read, the Read/Reset command must be executed to return to read mode.

4.1.3.11. Read/Reset Command

(1) Operation

This command is to enter the flash memory to command sequence input mode.

(2) How to set

The 1st bus write cycle is the Read/Reset command sequence. After the command sequence is executed, the flash memory returns to Command sequence input mode.

4.1.3.12. Automatic Memory Swap Programming

(1) Operation

The automatic memory swap sets each bit of *[FCSWPSR]*<SWP0><SWP1> and <SIZE0> to <SIZE3> to "1" in the unit of bit. When clear all bits to "0", use the automatic memory swap erasing command.

Another command sequence is not accepted during automatic operation. After executed, flash memory returns to command sequence input mode.

(2) How to set

The 1st to 4th bus write cycles are the automatic memory swap command sequences. After the command sequences are input, the designation bit of **[FCSWPSR]** is set to "1". Whether the memory swap is programmed normally, please check each bit of **[FCSWPSR]** <SWP0><SWP1> and <SIZE0> to <SIZE3>.



4.1.3.13. Automatic Memory Swap Erasing

(1) Operation

The automatic memory swap erasing can erase **[FCSWPSR]**<SWP0><SWP1> and <SIZE0> to <SIZE3> at one time.

Another command sequence is not accepted during automatic operation.

After executed, flash memory returns to command sequence input mode.

(2) How to set

Input a command sequence "Automatic memory swap erasing". After the command sequences are input, the automatic memory swap erasing starts. Whether the memory swap is erased normally, please check **[FCSWPSR]**<SWP0><SWP1> and <SIZE0> to <SIZE3>.

4.1.3.14. Precautions of executing automatic commands

Erasing/programming to multiple areas at the same time is prohibited. Similarly, the combination of protect bit and security bit is prohibited. Later commands will be ignored.

- Example 1: Operation to program to code flash (Area 0) at the same time while erasing data flash (Area 4)
- Example 2: Operation to program to the protect bit (Area 0) of the code at the same time while erasing the
 - data flash (Area 4)
- Example 3: Operation to erase data flash (Area 4) at the same time while erasing code flash (Area 0)

4.1.4. Stopping Automatic Chip Erasing

When the user attempts to cancel the automatic chip erasing in the process, cancel the automatic chip erasing as follows and the flash memory returns to read mode.

- (1) Read /FCSR0/<RDYBSY>.
- (2) If the result of Procedure 1 is "1" (Ready), end at Procedure 9. If the result is "0" (Busy), proceed to Procedure 3.
- (3) Write "0x7" to **[FCCR]** < WEABORT>.
- (4) Write "0x0" to **/FCCR/**<WEABORT>.
- (5) Poll until **/FCSR0/**<RDYBSY> = 1 (Ready).
- (6) Read **[FCSR1]**<WEABORT>.
- (7) Issue the Read/reset command.
- (8) If the result of Procedure 6 is "0", end at Procedure 9. If the result of Procedure 6 is "1", perform the following operation to clear this flag:
 - (a) Write "0x7" to **[FCSTSCLR]** < WEABORT>.
 - (a) Write "0x0" to **/FCSTSCLR**/<WEABORT>.
 - (a) Poll until **/FCSR1/** \leq WEABORT \geq = 0.
- (9) End

Note: Before write to [FCCR], need to clear protection by [FCKCR]. In avobe procedure, this procedure is omitted.



4.1.5. Completion Detection of Automatic Operation

The flash memory has an interrupt function to detect the completion of programming/erasing operation.

Table 4.2 Detection of Completion of Programming/Erasing Flash

Item	Signal name	Interrupt name
Completion of the programming/erasing operation of a code flash	INTFLCRDY	Code FLASH Ready interrupt
Completion of the programming/erasing operation of a data flash	INTFLDRDY	Data FLASH Ready interrupt

When an automatic chip erasing command sequence is executed, INTFLDRDY is generated at the end of erasing the data flash first, and INTFLCRDY is generated at the end of erasing the code flash.

4.1.5.1. Procedure

The procedure (in the case of a data flash) which uses completion detection interrupt of automatic operation is as follows.

Refer to chapter "Interrupts" of a reference manual "Exception" for the details of interrupt processing.

- (1) Enable INTFLDRDY interrupt.
- (2) After issued automatic programming or erasing command to a data flash, check under automatic operation (BUSY state) by *[FCSR0]*<RDYBSY>.
- (3) An INTFLDRDY interrupt occurs after the end of automatic programming or erasing of data flash.
- (4) When you do not program continuously, in an interrupt handler, disable INTFLDRDY interrupt, and perform return. When you program in continuously, issue a new command sequence after INTFLDRDY interrupt without disable, and perform return.
- (5) When continuing program, repeat step 3 to 4 in parallel performing a main process.



4.1.6. Protection Function

The protection function prohibits program/erase operation on the flash memory in the unit of block. The protection function is set for code flash and data flash separately.

In code flash, set the protection function to page 0 to 7 in the unit of page in block0. The remaining blocks are set in the unit of block. In data flash, the protection function is set in the unit of block.

Erasing protect setting, all protect bits are erased one time.

4.1.6.1. How to Set Protection Function

In order to enable a protection function, a protect bit is set to "1" by a protect bit programming command. The protection function is enabled under the condition below:

- (1) |FCPMRm| < MSKn > = 1 (Note)
- (2) Protect bit n = 1

At this time, the block n is being protected from programming/erasing.

When check the status of protect bit, monitor [FCPSRm] after set [FCPMRm] < MSKn > 1 (Note).

Note: <MSKn> represents <PMn>, <MSKn>, and <DMSKn>.

4.1.6.2. Protection Release

Execute the protect bit erasing command, protect bits become "0" and being released block protection.

Note: All protect bits become "0" with the protect bit erasing command.

4.1.6.3. Protection Temporary Release Function

The protection function can be temporarily released without erasing the protect bits.

Specified block can only be released.

When [FCPMRm]<MSKn> = 0, programming/erasing operation function is disabled regardless of the state of the protect bits.

For details of register settings, refer to [FCPMRm] in chapter "5.2. Detail of Register".

Note: <MSKn> represents <PMn>, <MSKn>, and <DMSKn>.



4.1.7. Security Function

The security function can disable data reading from the flash writer, and disable the debug function.

4.1.7.1. Security Setting

In order to enable a security function, a security bit is set to "1" by a security bit program command. The security function is enabled under the following conditions:

- (1) /FCSBMR/SMB> = 1
- (2) Security bit =1

When check the status of security bit, monitor [FCSSR]<SEC> after set [FCSBMR]<SMB> = 1.

Note: After security bit writing, security is enabled by system reset.

4.1.7.2. Security Setting Release

To release the security function, perform the procedure below:

- (1) /FCSBMR/<SMB>=0
- (2) Set the security bit to "0" with the security bit erasing command.

While [FCSBMR] < SMB > = 1 and [FCSSR] < SEC > = 1, if the security bit erasing command is executed, the chip erasing function is executed, and then code flash, data flash, and security bits are erased.

Note: After security bit writing, security is enabled by system reset.

4.1.7.3. Operation

Table 4.3 shows the flash memory operation when the security function is enabled.

Table 4.3 Flash Memory Operation When Security Function is Enabled

Parameter	Description
Flash memory	Reading and programming from the CPU is possible.
Debug mode	Debugging is disabled.
Flash writer mode (Note)	Flash memory cannot be read/written.

Note: It is used by a gang writer etc. Specification is user nondisclosure.



4.1.8. Memory Swap Function

Application program reprogramming on the code flash may be suspended, for example, if the power becomes off after the program code is erased, application program reprogramming may not be continued. To avoid such a case, use this memory swap function to save your program.

4.1.8.1. Memory Swap Setting

A swap region starts from Address 0 and the same size next region. A swap size is determined by *[FCSWPSR]* <SIZE0> to <SIZE3>. To change the size, set the bit of corresponding size of *[FCSWPSR]*<SIZE0> to <SIZE3> to "1" with the automatic memory swap programming command.

To perform memory swap, set *[FCSWPSR]*<SWP0> to "1" with the automatic memory swap programming command. To release the swap condition, set *[FCSWPSR]*<SWP1> to "1" with the automatic memory swap command or execute the automatic memory swap erasing command. A swap condition can be checked with *[FCSWPSR]*<SWP0> and <SWP1>.

For details of the automatic memory swap command, refer to "4.1.3.12. Automatic Memory Swap Programming".



4.1.8.2. Memory Swap Operation

This section explains the basic operation flow of the memory swap. For the concrete example of the memory swap operation, refer to "6.8. How to Reprogram User Boot Program".

Release the protection function temporarily, when the protection function is valid.

For details of the protection function temporary release, refer to "4.1.6.3. Protection Temporary Release Function". If the protection function is not temporarily released, command execution is not performed in the procedure.

(1) Check whether the area next to the area starting from Address 0 is blank. (Hereafter the area starting from address 0 is called Page0, and the area following Page0 is called Page1 to explain.) If not, erase the area.

Page0: Old original data

Page1: Blank

(2) Program the original data starting from Address 0 to the next region. (Both regions have the same data.)

Page0: Old original data

Page1: Copied data (old original data)

(3) Perform memory swap.

Page0: Copied data (old original data)

Page1: Old original data

(4) Erase old original data to be blank.

Page0: Copied data (Old original data)

Page1: Blank

(5) Program new data to the blank region.

Page0: Copied data (Old original data)

Page1: New original data

(6) Release the swap state.

Page0: New original data

Page1: Copied data (Old original data)

- (7) Execute the automatic memory swap erasing command.
- (8) Options if required.
 - Erase copied data (old original data).
 - Reprogram the flash memory data except the swap regions.
 - Enable the protection function.
 - Enable the security function.



Proce	dure	1	2	3	4	5	6
On-chip RAM Erase routine		Programming routine	Swap routine	Erase routine	Programming routine	Swap routine	
	- -	Old original	Old original	Copy of old original	Copy of old original	Copy of old original	New original
Flash memory	Page 1	Blank	Copy of old original	Old original	Blank	New original	Copy of old original

Erase routine: A program to erase Flash memory
Programming routine: A program to program Flash memory
Swap routine: A program to swap Flash memory

Figure 4.1 Example of Procedure of Memory Swap

4.1.8.3. Erasing Memory Swap Information

After the memory swap state is released, if the user attempts to perform memory swap again, initialize the all bits of [FCSWPSR] with the automatic memory swap erasing command.

60 / 114 2023-02-10 Rev. 1.3



4.1.9. User Information Area

Instructions cannot be executed in the user information area. Data reading can be instructed by the CPU.

Data becomes accessible on bank switching with *[FCBNKCR]*. For address assignment, refer to "Table 2.10 User Information Area Configuration of Code Flash". After bank switching, do not access to code flash (Area0).

Data in the user information area is not erased by the chip erasing command; therefore, it can be written the unique number for management.

User information area cannot be used with code flash (Area0). Use this area exclusively.

4.1.9.1. Switching Procedure of User Information Area

- (1) Load the switching program on the RAM, and make Jump.
- (2) Write "111" to *[FCAREASEL]*<AREA0[2:0]>. (Note)
- (3) Write "111" to *[FCBUFDISCLR]*<BUFDISCLR[2:0]>.
- (4) Write "111" to **[FCBNKCR]** < BANK0[2:0]>.
- (5) Read **[FCBNKCR]** SANK0[2:0] to confirm whether **[FCBNKCR]** SANK0[2:0] is "111".
- (6) Perform the following operation in the user information area: Data reading, data programming, data erasing
- (7) Write "000" to **[FCBNKCR]** < BANK0[2:0]>.
- (8) Read **/FCBNKCR**/SBANK0[2:0]> to confirm whether **/FCBNKCR**/SBANK0[2:0]> is "000".
- (9) Write "000" to **[FCBUFDISCLR]**<BUFDISCLR[2:0]>.
- (10) Write "000" to **[FCAREASEL]**<AREA0[2:0]>. (Note)
- (11) Return to the original program.

Note: When writing or erasing data, this procedure is necessary. And it is not necessary to read data.

4.1.9.2. Data programming Method for User Information Area

Data on the user information area is programmed by same procedure of code flash (Area0) by step (6) of "4.1.9.1".

4.1.9.3. Data Erasing Method for User Information Area

Data on the user information area is erased by same procedure as page erase of code flash (Area0) by step (6) of "4.1.9.1". All data are erased at one time.

61 / 114 2023-02-10



4.1.10. Read Buffer

The code flash has a built-in read buffer. The read buffer enables the code flash to be read at the fastest 1 clock. The read buffer has a 256-bit length prefetch buffer: 2 stages, history buffer: 8 stages, and branch buffer: 32 stages.



4.1.10.1. Read Buffer Operation

Figure 4.2 and Figure 4.3 show examples of operation when the read buffer is disabled and enabled, respectively.




Figure 4.2 Example of Operation without Read Buffer




Figure 4.3 Example of Operation with Read Buffer



5. Registers

5.1. Register List

The table below lists the registers related to flash memory.

Desimbosol function		channel/unit	Base address
Peripheral function		Channerunit	Type 1
Flash Memory	FC	-	0x5DFF0000

Register name	Address (Base+)	
Flash Security Bit Mask Register	[FCSBMR]	0x0010
Flash Security Status Register	[FCSSR]	0x0014
Flash Key Code Register	[FCKCR]	0x0018
Flash Status Register 0	[FCSR0]	0x0020
Flash Protect Status Register 0	[FCPSR0]	0x0030
Flash Protect Status Register 1	[FCPSR1]	0x0034
Flash Protect Status Register 6	[FCPSR6]	0x0048
Flash Protect Mask Register 0	[FCPMR0]	0x0050
Flash Protect Mask Register 1	[FCPMR1]	0x0054
Flash Protect Mask Register 6	[FCPMR6]	0x0068
Flash Status Register 1	[FCSR1]	0x0100
Flash Memory SWAP Status Register	[FCSWPSR]	0x0104
Flash Area Selection Register	[FCAREASEL]	0x0140
Flash Control Register	[FCCR]	0x0148
Flash Status Clear Register	[FCSTSCLR]	0x014C
Flash Bank Change Register	[FCBNKCR]	0x0150
Flash Access Control Register	[FCACCR]	0x0154
Flash Buffer Disable and Clear Register	[FCBUFDISCLR]	0x0158

Note: Do not access to the addresses where the registers are not assigned.



5.2. Detail of Register

5.2.1. [FCSBMR] (Flash Security Bit Mask Register)

Bit	Bit Symbol	After reset	Туре	Function
31:1	-	0	R	Read as "0".
0	SMB	1	R/W	Security mask bit 1: Not masked 0: Masked (Security is temporarily released) When security is enabled (<i>[FCSSR]</i> <sec> = 1), if "0" is written to this register, security is temporarily released.</sec>

Note1: To rewrite this register, follow the procedure below:

- (1) Write the specific code (0xA74A9D23) to **[FCKCR]**.
- (2) Rewrite the data of **[FCSBMR]** < SMB> within 16 clocks after Procedure 1.

Note2: Do not rewrite this register while writing or erasing of flash memory.

Note3: This register is initialized by POR or PORF. For details of POR and PORF, refer to the "Reset and power control" chapter in the reference manual "Clock control and operation mode".

5.2.2. [FCSSR] (Flash Security Status Register)

Bit	Bit Symbol	After reset	Туре	Function
31:1	-	0	R	Read as "0".
0	SEC	0/1	R	Security status: Indicates security status 1: Secured 0: Not secured The state of security is loaded by a system reset.

5.2.3. [FCKCR] (Flash Key Code Register)

Bit	Bit Symbol	After reset	Туре	Function
31:0	KEYCODE	0x00000000	W	Locked register release key code When [FCSBMR], [FCPMRn], [FCCR], and [FCAREASEL] are rewritten, write the specific code (0xA74A9D23) to this register. And then rewrite the value of the register within 16 clocks after the previous action. If valid data is written to this register within 16 clocks, released status is reset.



5.2.4. [FCSR0] (Flash Status Register 0)

Bit	Bit Symbol	After reset	Туре	Function
31:11	-	0	R	Read as "0".
10	RDYBSY2	1	R	ReadyBusy flag of Area4 0: In automatic operation 1: Completion of automatic operation
9	-	1	R	Read as "1".
8	RDYBSY0	1	R	ReadyBusy flag of Area0 0: In automatic operation 1: Completion of automatic operation
7:1	-	0	R	Read as "0".
0	RDYBSY	1	R	ReadyBusy flag of all flash area 0: In automatic operation 1: Completion of automatic operation ReadyBusy flag indicates automatic operation status when automatic programming command or automatic erasing command is executed. When this bit is "0", it indicates that the flash memory is busy status where it is in automatic operation. When automatic operation is completed, this bit is set to "1". It indicates ready status where the register can accept the next command.

5.2.5. [FCPSR0] (Flash Protect Status Register 0)

Bit	Bit Symbol	After reset	Туре	Function
31:8	-	0	R	Read as "0".
7	PG7	0/1	R	
6	PG6	0/1	R	Protect status of code flash (Area0)
5	PG5	0/1	R	1: Protected
4	PG4	0/1	R	0: Not protected
3	PG3	0/1	R	This register indicates the protected status of each page from Page0 to Page7 (Block0). If one of bits is "1", it indicates that the
2	PG2	0/1	R	corresponding page is protected. Protected page cannot be
1	PG1	0/1	R	erased or programmed. The state of protection is loaded by system reset.
0	PG0	0/1	R	



5.2.6. [FCPSR1] (Flash Protect Status Register 1)

Bit	Bit Symbol	After reset	Туре	Function
31:16	-	0	R	Read as "0".
15	BLK15	0/1	R	
14	BLK14	0/1	R	
13	BLK13	0/1	R	
12	BLK12	0/1	R	
11	BLK11	0/1	R	Protect status of code flash (Area0)
10	BLK10	0/1	R	
9	BLK9	0/1	R	1: Protected 0: Not protected
8	BLK8	0/1	R	This register indicates the protected status of each block from
7	BLK7	0/1	R	Block1 to Block15. If one of bits is "1", it indicates that the corresponding block is protected. Protected block cannot be
6	BLK6	0/1	R	erased or programmed. The state of protection is loaded by
5	BLK5	0/1	R	system reset.
4	BLK4	0/1	R	
3	BLK3	0/1	R	
2	BLK2	0/1	R	
1	BLK1	0/1	R	
0	-	0	R	Read as "0".

5.2.7. [FCPSR6] (Flash Protect Status Register 6)

Bit	Bit Symbol	After reset	Туре	Function
31:8	-	0	R	Read as "0".
7	DBLK7	0/1	R	
6	DBLK6	0/1	R	Protect status of data flash (Area4)
5	DBLK5	0/1	R	1: Protected
4	DBLK4	0/1	R	0: Not protected
3	DBLK3	0/1	R	This register indicates the protected status of each block of data
2	DBLK2	0/1	R	flash. If one of bits is "1", it indicates that the corresponding blis protected. Protected block cannot be erased or programme
1	DBLK1	0/1	R	The state of protection is loaded by system reset.
0	DBLK0	0/1	R	



5.2.8. [FCPMR0] (Flash Protect Mask Register 0)

Bit	Bit Symbol	After reset	Туре	Function
31:8	-	0	R	Read as "0".
7	PM7	1	R/W	
6	PM6	1	R/W	
5	PM5	1	R/W	Protect mask status of code flash (Area0)
4	PM4	1	R/W	1: Not masked (Protected)
3	PM3	1	R/W	0: Masked (Not protected)
2	PM2	1	R/W	This register masks each protected page from Page0 to Page7 (block0). This register is initialized by a system reset.
1	PM1	1	R/W	
0	PM0	1	R/W	

Note1: To rewrite this register, follow the procedure below:

- (1) Write the specific code (0xA74A9D23) to *[FCKCR]*.
- (2) Rewrite the data of [FCPMR0]<PMn> within 16 clocks after Procedure 1.

Note2: Do not rewrite this register while writing or erasing of flash memory.



5.2.9. [FCPMR1] (Flash Protect Mask Register 1)

Bit	Bit Symbol	After reset	Туре	Function
31:16	-	1	R/W	Write as "1".
15	MSK15	1	R/W	
14	MSK14	1	R/W	
13	MSK13	1	R/W	
12	MSK12	1	R/W	
11	MSK11	1	R/W	
10	MSK10	1	R/W	Protect mask status of code flash (Area0)
9	MSK9	1	R/W	1: Not masked (Protected)
8	MSK8	1	R/W	0: Masked (Not protected)
7	MSK7	1	R/W	This register masks each protected block from Block 1 to Block
6	MSK6	1	R/W	This register is initialized by a system reset.
5	MSK5	1	R/W	
4	MSK4	1	R/W	
3	MSK3	1	R/W	
2	MSK2	1	R/W	
1	MSK1	1	R/W	
0	-	0	R	Read as "0".

Note1: To rewrite this register, follow the procedure below:

- (1) Write the specific code (0xA74A9D23) to **[FCKCR]**.
- (2) Rewrite the data of *[FCPMR1]* < MSKn> within 16 clocks after Procedure 1.

Note2: Do not rewrite this register while writing or erasing of flash memory.



5.2.10. [FCPMR6] (Flash Protect Mask Register 6)

Bit	Bit Symbol	After reset	Туре	Function
31:16	-	0	R	Read as "0".
15:8	-	1	R/W	Write as "1".
7	DMSK7	1	R/W	
6	DMSK6	1	R/W	Protect status of data flash (Area4)
5	DMSK5	1	R/W	, ,
4	DMSK4	1	R/W	1: Not masked (Protected) 0: Masked (Not protected)
3	DMSK3	1	R/W	This register masks each protected block of data flash memory
2	DMSK2	1	R/W	in the unit of block.
1	DMSK1	1	R/W	This register is initialized by a system reset.
0	DMSK0	1	R/W	

Note1: To rewrite this register, follow the procedure below:

- (1) Write the specific code (0xA74A9D23) to **[FCKCR]**.
- (2) Rewrite the data of *[FCPMR6]* < DMSKn> within 16 clocks after Procedure 1.

Note2: Do not rewrite this register while writing or erasing of flash memory.

5.2.11. [FCSR1] (Flash Status Register 1)

Bit	Bit Symbol	After reset	Туре	Function
31:25	-	0	R	Read as "0".
24	WEABORT	0	R	When [FCCR] <weabort> = 111, this bit is set to "1".</weabort>
23:0	-	0	R	Read as "0".



The state of swap setting is loaded by system reset.

5.2.12. [FCSWPSR] (Flash Memory SWAP Status Register)

Bit	Bit Symbol	After reset	Туре	Function
31:12	-	0	R	Read as "0".
11	SIZE3	0/1	R	This bit indicates the setting of memory swap size (Area0). (Note3) <size0> to <size3> indicate the swap size. Use one of the following settings.</size3></size0>
10	SIZE2	0/1	R	<size0>: Page0 ← → Page1 (4K bytes)</size0>
9	SIZE1	0/1	R	<pre><size1>: Page0 to 1 ← → Page2 to 3 (8K bytes) <size2>: Page0 to 3 ← → Page4 to 7 (16K bytes) <size3>: Block0 ← → Block1 (32K bytes)</size3></size2></size1></pre>
8	SIZE0	0/1	R	The state of memory swap size is loaded by system reset.
7:2	-	0	R	Read as "0".
1	SWP1	0/1	R	Swap setting <swp0> and <swp1> indicate the following states. <swp1><swp0> 00: Release the swap</swp0></swp1></swp1></swp0>
0	SWP0	0/1	R	01: Swap is ongoing 10: Prohibited 11: Release the swap The state of swap setting is loaded by system reset.

Note1: Perform memory swap on the program in the RAM.

Note2: To clear swap release state from <SWP1><SWP0> = 11 to 00, execute the automatic memory swap erase command. At this time, the swap size <SIZE0> to <SIZE3> is also cleared to "0000". Perform this operation when the program is written in both of the memories to be swapped.

Note3: When changing the swap size <SIZE0> to <SIZE3> after setting, execute the automatic memory swap command to renew setting after the automatic memory swap Erase command is executed.



5.2.13. [FCAREASEL] (Flash Area Selection Register)

Bit	Bit Symbol	After reset	Туре	Function
31	-	0	R	Read as "0".
30	SSF4	0	R	Selection of Area4 1: Select Area4 (Data write mode)
29:27	-	0	R	0: Not select Area4 (Data read mode) Read as "0".
26	SSF0	0	R	Selection of Area0 1: Select Area0 (Data write mode) 0: Not select Area0 (Data read mode)
25:23	-	0	R	Read as "0".
22:20	-	000	R/W	Write as "000".
19	-	0	R	Read as "0".
18:16	AREA4[2:0]	000	R/W	Specify Area4 of data flash as the target to enter to Command sequence input mode for data programming with flash memory operation commands. (Note1) 111: Select Area4. Others: Not select Area4.
15	-	0	R	Read as "0".
14:12	-	000	R/W	Write as "000".
11	-	0	R	Read as "0".
10:8	-	000	R/W	Write as "000".
7	-	0	R	Read as "0".
6:4	-	000	R/W	Write as "000".
3	-	0	R	Read as "0".
2:0	AREA0[2:0]	000	R/W	Specify Area0 of code flash as the target to enter to Command sequence input mode for data programming with flash memory operation commands. (Note1) 111: Select Area0
				Others: Not select Area0

Note1: When rewrite <AREA0[2:0]>, <AREA4[2:0]>, please perform the next operation until the setting is reflected to the read data of <SSF0>, <SSF4>.

Note2: Rewrite the contents of this register on the program code in the RAM.

Note3: To rewrite this register, follow the procedure below:

- (1) Write the specific code (0xA74A9D23) to [FCKCR].
- (2) Rewrite the data of *[FCAREASEL]*<AREAn[2:0]> within 16 clocks after procedure 1.

Note4: Do not rewrite this register while writing or erasing of flash memory.



5.2.14. [FCCR] (Flash Control Register)

Bit	Bit Symbol	After reset	Туре	Function
31:3	-	0	R	Read as "0".
2:0	WEABORT[2:0]	000	R/W	Stop the automatic chip erasing. 000: No meaning 111: Stop the automatic erasing operation. Others: Prohibited

Note1: Rewrite the contents of this register on the program code in the RAM.

Note2: To rewrite this register, follow the procedure below:

- (1) Write the specific code (0xA74A9D23) to **[FCKCR]**.
- (2) Rewrite data of *[FCCR]*<WEABORT> within 16 clocks after Procedure 1.

5.2.15. [FCSTSCLR] (Flash Status Clear Register)

Bit	Bit Symbol	After reset	Туре	Function
31:3	-	0	R	Read as "0".
2:0	WEABORT[2:0]	000	R/W	Clear <i>[FCSR1]</i> <weabort> to "0". 111: Clear Others: No meaning</weabort>

Note: Rewrite the contents of this register on the program code in the RAM.

5.2.16. [FCBNKCR] (Flash Bank Change Register)

Bit	Bit Symbol	After reset	Туре	Function
31:7	-	0	R	Read as "0".
6:4	-	000	R/W	Write as "000".
3	-	0	R	Read as "0".
2:0	BANK0[2:0]	000	R/W	Address "0x5E005000" to "0x5E005FFF" of code flash changes to the user information area. 000: Not changed (Code Flash) 111: Changed (User information area) Others: Don't care

Note1: Before and after BANK0 operation, code flash read buffer operation is required. For detail, refer to "5.2.18. [FCBUFDISCLR] Flash Buffer Disable and Clear Register".

Note2: To set this register, write the value to the register, and confirm the written value by reading the register.

Note3: Rewrite the contents of this register on the program code in the RAM.

Note4: Do not access to code flash (Area0) except "0x5E005000" to "0x5E005FFF" while the user information area is being used.

Note5: Do not rewrite this register while writing or erasing of flash memory.



5.2.17. [FCACCR] (Flash Access Control Register)

Bit	Bit Symbol	After reset	Туре	Function
31:11	-	0	R	Read as "0".
10:8	FDLC[2:0]	(Note3)	R/W	Read clock control for Data Flash (Note3) 011: 4 clocks 100: 5 clocks 101: 6 clocks Others: Prohibited
7:3	-	0	R	Read as "0".
2:0	FCLC[2:0]	(Note3)	R/W	Read clock control for Code Flash (Note3) 000: 1 clock 001: 2 clocks 011: 3 clocks 011: 4 clocks 100: 5 clocks 101: 6 clocks Others: Prohibited

Note1: Rewrite the contents of this register on the program code in the RAM.

Note2: To rewrite this register, follow the procedure below:

- (1) Write the specific code (0xA74A9D23) to **[FCKCR]**.
- (2) Rewrite data of **[FCACCR]**<FCLC[2:0]> within 16 clocks after Procedure 1.

Note3: The initial value varies depending on the product. For details, refer to the reference manual "Product Information".

Note4: When using clock gear, set this register according to the maximum frequency in the application. Do not change the setting even if you lower the frequency with the clock gear.

Note5: Do not rewrite this register while writing or erasing of flash memory.



5.2.18. [FCBUFDISCLR] Flash Buffer Disable and Clear Register

Bit	Bit Symbol	After reset	Туре	Function
31:3	-	0	R	Read as "0".
2:0	BUFDISCLR[2:0]	000	R/W	Stop the read buffer of code flash, and clear it. 111: Stop the buffer function and clears the buffer. 000: Start the buffer function. Others: No meaning When bank switch is performed by <i>[FCBNKCR]</i> between code flash (Area0) and user information area, make sure to stop and clear the buffer with this register before the switching starts. After the user information area is operated, make sure to write "000" to start the buffer operation.

Note1: When this register is set to the value, write the value to the register, and confirm the written value by reading the register.

Note2: Rewrite the contents of this register on the program code in the RAM.

Note3: Do not rewrite this register while writing or erasing of flash memory.

Note4: Do not execute instruction on code flash under disable read buffer.



6. The Programming Method

6.1. Initialization

Before performing programming/erasing operation to a code flash or a data flash, an internal high speed oscillator1 (IHOSC1) must be oscillated. And, please operate flash memory after oscillation start and check [CGOSCCR]<IHOSC1F> = 1. And do not stop oscillation of internal oscillator1 while erasing/programming. Refer to the reference manual "Clock Control and Operation Mode" for an internal high speed oscillator1 (IHOSC1) and [CGOSCCR]<IHOSC1F>.

6.2. Mode Description

This device provides Single Chip mode and Single Boot mode. The Single Chip mode contains normal mode and dual mode. Refer to Table 6.1 for detail.

Table 6.1 The Mode and Operation

Mode		Operation		
Single Boot mode	After reset is released, the built-in program of the Boot ROM (mask ROM) will be started. "The programming/erasing program code for a flash memory" can be downloaded from the host to built-in RAM via UART of a communication function, and the "The programming/erasing program for a flash memory" can be run. Refer to "6.6. How to Reprogram Flash in Single Boot Mode".			
Single Chip mode	Normal mode	A user's application program is run. Moreover, a built-in flash memory can be programed/erased with the "flash memory programming/erasing program" in RAM. Although the operation can be applied to all the built-in flash memory, the application program of the user on a flash memory cannot be run while programming/erasing flash memory. Only this mode can be used when one area is built-in. Refer to "6.5. How to Reprogram Flash" for how to program/erase a flash memory.		
	Dual mode	While running a user's application program, erasing/programming the area different from the area on which the user's application program is running is also available. In case of built-in two or more the area of a code flash or data flash, this mode is available. Refer to "6.7. How to Reprogram using Dual Mode" for how to program/erase a flash memory.		



6.3. Mode Determination

The transition to the single chip and Single Boot modes is determined by the state of the BOOT_N pin when the reset from the RESET_N pin is released.

Table 6.2 Operation Mode Setting

Operation mode	Pin		
Operation mode	RESET_N	BOOT_N	
Single Chip mode	0 → 1	1	
Single Boot mode	0 → 1	0	

Note: Refer to "6.6. How to Reprogram the Flash in Single Boot Mode" for setting, such as selection of UART in Single Boot mode.

6.4. Memory Map in Each Mode

Refer to "Figure 1.1 Example of Memory Map (Code: 512KB, Data: 32KB)".



6.5. How to Reprogram Flash

The user boot mode reprograms the flash memory using the program in the built-in RAM on the user's set. This mode is used when the data transfer bus for the flash memory program code on the user application is not use UART or use different channel of UART in single boot. It operates in Single Chip mode; therefore, normal mode, in which user application is activated in Single Chip mode, needs to switch to user boot mode for programming flash memory. For that reason, the user is required to add a mode judgment routine to the reset service routine in the user application program.

This mode switch condition is required to be constructed according to the user system set condition. A flash memory programming routine, which is uniquely made by the user, needs to be installed in the new application. This routine is used for programming after being switched to the user boot mode. It is recommended that program/erase protection should be set to the necessary block to avoid accidental modification in Single Chip mode (normal operation mode) after reprogramming is completed. Make sure not to generate any exception in user boot mode.

The following section explains two procedures where the reprogramming routine stored in Flash memory (1-A) and the reprogramming routine is transferred from the external device (1-B). For details of the programming/erasing the flash memory, refer to "4. Details of Flash Memory".



6.5.1. (1-A) Procedure that Programming Routine Stored in Flash Memory 6.5.1.1. Step-1

A user determines the conditions (e.g., pin status) to enter the user boot mode and the I/O to be used to transfer data. Then suitable circuit design and program are created. Before installing the device on a printed circuit board, program the following three program routines into an arbitrary flash block using programming equipment such as a flash writer.

(a) Mode determination routine: A program to determine to switch to user boot mode.

(b) Copy routine: A program to copy the data described in (c) to the built-in RAM.

(c) Flash programming routine: A program to download new program from the external device

and reprogram Flash memory.




Figure 6.1 Procedure that Programming Routine Stored in Flash Memory (1)



6.5.1.2. Step-2

This section explains the case that a programming routine is stored in the reset service routine. First, the reset routine determines to enter the user boot mode. If mode switching conditions are met, the device enters the user boot mode to reprogram data. (Make sure not to generate any exception in user boot mode.)




Figure 6.2 Procedure that a Programming Routine Stored in Flash memory (2)

6.5.1.3. Step-3

After the device enters the user boot mode, the device executes the copy routine (b) to download the flash programming routine (c) from the flash memory to the built-in RAM.




Figure 6.3 Procedure that Programming Routine Stored in Flash Memory (3)



6.5.1.4. Step-4

The device jumps to the programming routine (c) on the RAM to release the program/erase protection for the old application program, and to erase the flash (the units of erase is arbitrary size).




Figure 6.4 Procedure that a Programming Routine Stored in Flash memory (4)

6.5.1.5. Step-5

The device continues to execute the flash programming routine to download new program data from the host controller and program it into the erased flash block. When the programming is completed, set the program/erase protection of that user program area to ON.




Figure 6.5 Procedure that Programming Routine Stored in Flash Memory (5)



6.5.1.6. Step-6

Upon reset, the flash memory is set to normal mode. After reset, the CPU will start operation along with the new application program.




Figure 6.6 Procedure that Programming Routine Stored in Flash Memory (6)



6.5.2. (1-B) Procedure that Programming Routine is Transferred from External Host 6.5.2.1. Step-1

The user determines the conditions (e.g., pin status) to enter user boot mode, and determines I/O used in data transfer. Then suitable circuit design and program are created. Before installing the device on a printed circuit board, program the following two program routines into an arbitrary flash block using programming equipment such as a flash writer.

(a) Mode determination routine: A program to determine to switch to reprogramming operation
 (b) Transfer routine: A program to obtain a programming program (c) from the external device.

The programming routine shown below must be prepared on the host controller.

(c) Programming routine: A program to reprogramming data




Figure 6.7 Procedure that Programming Routine is Transferred from External Host (1)



6.5.2.2. Step-2

This section explains the case where a programming routine is stored in the reset service routine.

First, the reset service routine determines to enter user boot mode. If mode switching conditions are met, the device enters user boot mode to reprogram data. (Make sure not to generate any exception in user boot mode.)




Figure 6.8 Procedure that Programming Routine is Transferred from External Host (2)

6.5.2.3. Step-3

After the device enters user boot mode, the device executes the transfer routine (b) to download the flash programming routine (c) from the host controller to the built-in RAM.




Figure 6.9 Procedure that Programming Routine is Transferred from External Host (3)

84 / 114 2023-02-10 Rev. 1.3



6.5.2.4. Step-4

The device jumps to the programming routine on the RAM to release the program/erase protection for the old application program, and to erase the flash (the units of erase is arbitrary size).




Figure 6.10 Procedure that Programming Routine is Transferred from External Host (4)

6.5.2.5. Step-5

The device continues to execute the programming routine (c) on the RAM to download new program data from the host controller and programs it into the erased flash blocks. When the programming is completed, set the program/erase protection of that flash area in the user's program to ON.




Figure 6.11 Procedure that Programming Routine is Transferred from External Host (5)

85 / 114 2023-02-10



6.5.2.6. Step-6

The flash memory is set to normal mode by reset. After reset, the CPU will start operation along with the new application program.




Figure 6.12 Procedure that Programming Routine is Transferred from External Host (6)



6.6. How to Reprogram Flash in Single Boot Mode

6.6.1. Single Boot Mode

The Single Boot mode utilizes a program contained in built-in Boot ROM for reprogramming the flash memory. In this mode, the Boot ROM is mapped to the area containing interrupt vector tables, and the flash memory is mapped to another address area other than the Boot ROM area.

Table 6.3 Functions and Commands

In the Single Boot mode, the flash memory is reprogrammed by the commands and data on serial transfer.

Functions/ Commands	Basic Operation	Description	Comment /Refer section
	Communication equipment	Use UART	
Communication function	Communication Rate	The signal sent at the rate beforehand decided from the external host controller is analyzed, and a communication rate is set up automatically.	"Table 6.7 Setting of Baud Rate in Single Boot Mode (fc = 10MHz, without error)"
RAM Transfer Command	Transfer to built-in RAM	Using communication function, a programming routine is copied from the external host device to the built-in RAM. A programming routine on the RAM is executed to erase/ program the flash memory.	
	Password	Any data (255 bytes) in the flash memory can be used as a password. If password match fails, error is generated and RAM transfer stops.	A part of user memory is used for password.
Flash memory erasing command	Flash memory erasing	Erases built-in flash memory except user information area, regardless of a program/ erase protect condition or security status, without a password.	Erasing for: Data Flash Code Flash Protect bits Memory swap bits Security bit

UART (Note) of a target (microcontroller) and the external host controller (hereafter controller) are connected. The "flash reprogramming program" sent from the controller is stored in built-in RAM. The "flash reprogramming program" on RAM is run, and a flash memory is reprogrammed.

For the details of communication with the controller, see the below mentioned protocol.

In Single Boot mode, do not generate all exceptions to avoid abnormal program termination.

To protect the contents of the flash memory in Single Chip mode (normal operation mode), it is recommended to protect relevant flash blocks against accidental erasure after reprogramming is complete.

Note: For detail of UART, refer to reference manual "Asynchronous Serial Communication Circuit".



6.6.2. Mode Setting

In order to execute the on-board programming, boot up this device in Single Boot mode. For details of Single Boot mode setting, refer to "6.3. Mode Determination" and "6.6.3. Interface Specifications".

6.6.3. Interface Specifications

The Single Boot mode supports serial communication interface by UART.

Each interface specification is shown below.

6.6.3.1. Communicate by UART

• Communication channel: UART channel x (depends on the product)

• Serial transfer mode: UART (asynchronous communication) mode, half-duplex communication,

LSB-first

Data length: 8 bitsParity bit: NoneSTOP bit: 1 bit

Baud rate: Arbitrary baud rate

(Refer to "Table 6.7 Setting of Baud Rate in Single Boot Mode (fc = 10MHz,

without error)")

• WDT: Stops

The clock/mode control block setting of the internal boot program operates on the initial settings (fc=10MHz, Clock is supplied to using function blocks).

A baud rate is determined by the timer counter mentioned in "6.6.7.1 Serial Operation Mode Determination". At this time, a baud rate needs to be within the measurable range by the timer.

The pins used in the internal boot program are shown in "Table 6.4 Used Pins (UART)". Other pins are not operated in the boot program.

Table 6.4 Used Pins (UART)

Category	Pin name	Setting
Made cetting nin	MODE	0
Mode setting pin	BOOT_N	0
Reset pin	RESET_N	0 → 1
0	UTxTXD (Note1)(Note2)	-
Communication pins	UTxRXD (Note1)(Note2)	-

Note1: Setting pins and UART channels to be used vary depending on the product. For details, refer to reference manual "Product Information".

Note2: When two UART pins exist in the same channel and assigned both for Single Boot mode, either UART pin connected with the host device is automatically detected at start-up in Single Boot mode. The UTxRXD pin not used in the channel is set to OPEN or fixed to "High" level. Do not connect both UART pins to the host device at the same time.

For details of UART assignment, refer to reference manual "Product Information".



6.6.4. General flowchart of Built-in Boot Program

The general flow chart of the built-in boot program is shown.




Figure 6.13 General Flowchart of Built-in Boot Program



6.6.5. Restrictions on Memories

Note that the Single Boot mode places restrictions on the built-in RAM and built-in flash memory as shown in "Table 6.5 Restrictions on Memories in Single Boot Mode".

Table 6.5 Restrictions on Memories in Single Boot Mode

Memory	Restrictions		
Built-in RAM	Boot program uses the memory as a work area through "0x20000000" to "0x200003FF". Store the program from "0x20000400" through the end address which can be transmitted. For the last transfer address available, refer to reference manual "Product Information".		
Built-in flash memory From "0x5E001000" up to the (maximum capacity) of Code flash can be used as password area. Data flash cannot be used as the password area.			

6.6.6. Operation Command

The boot program provides the following operation commands:

Table 6.6 Operation Commands in Single Boot Mode

Operation command data	Operation mode	
0x10	RAM transfer	
0x40	Flash memory erasing	

6.6.6.1. RAM transfer

The RAM transfer is to store data from the controller to built-in RAM. When the transfer is complete normally, a user program starts. The memory address of "0x20000400" or later can be used for a user program except "0x20000000" to "0x200003FF" where the addresses are used for the boot program. The execution start address means the start address to store data in the RAM.

This RAM transfer function can perform user's own on-board programming control. In order to execute the on-board programming by a user program, refer to "6.5. How to Reprogram Flash".

6.6.6.2. Flash Memory Erasing

The flash memory erasing command erases the entire blocks of the flash memory except the user information area. This command erases data flash, code flash, protect bits, and security bit regardless of a program/erase protect condition or security status, without a password.

A user information area cannot be erased by the flash memory erasing command. If a user would like to erase this area, execute this command and then perform the RAM transfer to execute the user information area erasing program.



6.6.7. Common Operation Regardless of Command

This section describes common operation under the boot program execution condition.

6.6.7.1. Serial Operation Mode Determination

The controller must send "0x86" on the 1st byte at the desired baud rate in Table 6.7. If communication is impossible, please set lower baud rate.

Table 6.7 Setting of Baud Rate in Single Boot Mode (fc = 10MHz, without error)

Baud Rate (Calculation)	[UARTxBRD] <brn[15:0]></brn[15:0]>	[UARTxBRD] <brk[5:0]></brk[5:0]>
9600 (9599)	65	57
19200 (19203)	32	29
38400 (38388)	16	46
57600 (57637)	10	10
62500 (62500)	9	0
76800 (76923)	8	55
115200 (115274)	5	37
128000 (127796)	4	7

6.6.7.2. Acknowledgement Response Data

The internal boot program shows processing states in specific codes and sends them to the controller. From "Table 6.8 ACK Response Data Corresponding to Serial Operation Determination Data" to "Table 6.11 ACK Response Data Corresponding to Flash Memory Erasing Operation", ACK response data corresponding to each receive data is shown.

The upper four bits of ACK response data are equal to the upper four bits of the operation command data. The bit 3 indicates a receive error. The bit 0 indicates an invalid operation command error, a checksum error or a password error. The bit 1 and bit 2 are always "0".

Table 6.8 ACK Response Data Corresponding to Serial Operation Determination Data

Transmit data	Meaning
0x86	Determined that UART communication is possible. (Note)

Note: If it is determined that the UART baud rate cannot be set, the operation is stopped without sending anything.



Table 6.9 ACK Response Data Corresponding to Operation Command Data

Transmit data	Meaning
0x?8 (Note)	A receive error occurs in the operation command data.
0x?1 (Note)	An undefined operation command data is received normally.
0x10	Determined as a RAM transfer command.
0x40	Determined as a flash memory erasing command.

Note: The upper 4 bits of the ACK response data are the same as those of the previous command data.

Table 6.10 ACK Response Data Corresponding to CHECKSUM Data

Transmit data	Meaning
0xN8 (Note)	A receive error occurred in the operation command data.
0xN1 (Note)	A CHECKSUM error or password error occurred.
0xN0 (Note)	The CHECKSUM value was determined as correct value.

Note: The upper 4 bits of the ACK response data are the same as the operation command data.

Table 6.11 ACK Response Data Corresponding to Flash Memory Erasing Operation

Transmit data	Meaning
0x54	Determined as a flash memory erase command.
0x4F	Erase command completed.
0x4C	Erase command completed illegally.
0x47	Erase command was aborted.



6.6.7.3. Password

Any data (a part of user memory) in the flash memory can be used as a password. Once the password is set, RAM transfer command need password authentication.

(1) Mechanism of Password

Arbitrary data in the flash memory can be set as a password. And the password is authenticated by comparing the password string sent from the external controller with the TXZ + memory data string in which the password is specified.

(2) Password Communication Data Configuration

A password communication data is comprised of four elements: PLEN, PNSA, PCSA, and a password string (password). For detail, refer to "Figure 6.14 Password Communication Data Configuration (Example of Transmission)".

• PLEN (Password length data)

The length of a password is specified to "0xFF".

• PNSA (Password length storage address)

The storage address of password length is specified in four bytes. Data of specified address is "0xFF". A password error occurs when address data of PNSA is not "0xFF".

• PCSA (Password compare start address)

The Password compare start address is specified in four bytes. Specified address is the start address to be compared with the password string. Specify PCSA so that sequential data of 255 bytes is in code flash area. If the specified address by PCSA is out of range from code flash, a password address error occurs.

Password string

Use 255 bytes data. Memory data and password string are compared on the number of 255 bytes where the start address is specified by PCSA. If the comparison result is not matched, a password error occurs. And the same data over 3 bytes are sequentially detected, a password area error occurs. The password is verified even when the security function is enabled.

Password error

When it is determined that there is a password address error or password area error, "0x11" is sent for ACK regardless of the verification result of the password data. If it is judged as a password error, the ACK response will be a password error.

If a password error occurs, the external device will no longer be able to communicate with the TXZ+. To restart communication, reset from the reset pin (RESET_N) and restart Single Boot mode.






Figure 6.14 Password Communication Data Configuration (Example of Transmission)

(3) Password Setting/Releasing/Verification

Password setting

Password system uses a part of a user program. Therefore, special process is not required for password setting. At the time when a program is programmed to the code flash, a password is set.

Password releasing

To release a password, chip erasing (entire erasing) of code flash (except user information area) and of data flash are required. A password is released at the time when the entire area of code and data flash are initialized to "0xFF".

• The case where password verification is unnecessary.

When the entire area of the code flash and data flash are "0xFF", the product is determined as a blank product. At this time, password verification is not performed.

For example, even if code flash area is all "0xFF" a password error occurs as long as data remains in data flash. In this case, perform chip erasing.

94 / 114 2023-02-10



(4) Password Setting Values and Setting Ranges

A password must be set according to the condition described in Table 6.12. Unless the condition is met, a password error occurs.

Table 6.12 Password Setting Values and Setting Ranges

Password	Blank product	Non blank product
PNSA range (Address where the password length is stored)	Necessary (Note 2)	0x5E001000 ≤ PNSA ≤ Maximum memory address
PCSA range (Address where the start address used for password comparison)	Necessary (Note 2)	0x5E001000 ≤ PCSA ≤ Maximum memory address-254
Password length	Necessary (Note 2)	255
Password input (Note1)	Necessary (Note 2)	Necessary (Note 3)
Password range	N/A	0x5E001000 ≤ PNSA ≤ Maximum memory address

Note1: 255 bytes data must be sent when communication.

Note2: Please send the dummy PLEN, PNSA, PCSA and password string for blank products.

Note3: Over the three bytes consecutive and same data cannot be used as a password string.

6.6.7.4. CHECKSUM Calculation

The CHECKSUM is calculated by 8-bit addition (ignoring the overflow) to transmit data and taking the two's complement of the sum of lower 8 bits. Use this calculation when the controller transmits the CHECKSUM value.

Example calculation of CHECKSUM:

To calculate the CHECKSUM for 2-byte data ("0xE5" and "0xF6"), perform 8-bit addition without signed.

$$0xE5 + 0xF6 = 0x1DB$$

Take the two's complement of the sum to the lower 8-bit, and that is a checksum value. So, "0x25" is sent to the controller.

$$0 - 0xDB = 0x25$$

95 / 114 2023-02-10 Rev. 1.3



6.6.8. Communication Rules of RAM Transfer Command

This section shows communication rules of RAM transfer. Transfer directions in the table are indicated as follows:

Transfer direction (C \rightarrow T): From Controller to target (TXZ+ micro controller)

Transfer direction (T \rightarrow C): From target (TXZ+ micro controller) to Controller

Table 6.13 Communication Rules of RAM Transfer Command

No.	Transfer direction	Transfer data	Description
1	$C \rightarrow T$	Operation command data (0x10)	Controller transmits RAM transfer command data "0x10".
2	T → C	ACK response to the operation command Normal: 0x10 Abnormal: 0x11 Communication error: 0x18	The target checks received data, and it sends ACK response data. If a receive error exists, the target sends ACK response data "0x18" indicating communication error, and then returns to the initial state waiting for operation command data. If a receive error does not exist, the target checks the data against operation command data described in "Table 6.6 Operation Commands in Single Boot Mode". If checking is failed, the target sends ACK response data "0x11" indicating abnormal state, and then returns to the initial state waiting for operation command data. If checking is succeeded, the target sends ACK response data "0x10" indicating normal state, and then it waits for next data.
3	$C \to T$	Password length (PLEN) (1 byte)	The controller transmits password length data "0xFF" of the code flash.
4	$C \rightarrow T$	Password length store address (PNSA) (4 bytes)	The controller transmits the address data where the password length is stored.
5	$C \to T$	Password store start address (PCSA) (4 bytes)	The controller transmits the start address where the password is stored.
6	$C \rightarrow T$	Password string (255 bytes)	The controller transmits password data of the code flash. If it has been erased, the controller transmits dummy data.
7	$C \to T$	CHECKSUM value of transmit data (No.3 to 6)	The controller calculates the CHECKSUM value of transmit data (No.3 to 6), and sends them. For details of CHECKSUM calculation, refer to "6.6.7.4. CHECKSUM Calculation".
8	$T \to C$	Password length error check, password store address error check, password verification, ACK response to CHECKSUM value. • Blank: 0x14 (Note1) • Normal: 0x10 • Abnormal: 0x11 • Communication error: 0x18	The target checks received data, and then it sends ACK response data. If a receive error exists, the target sends ACK response data "0x18" indicating communication error, and then returns to the initial state waiting for operation command data. If a receive error does not exist, the target checks a CHECKSUM value and password. For details of password verification, refer to "6.6.7.3. Password". If password determination is failed, the target sends ACK response data "0x11" indicating abnormal state, and then returns to the initial state waiting for operation command data. If password determination is succeeded, the target sends ACK response data "0x10" indicating normal state, and then it waits for next transmit data. In the case of blank products, ACK response data"0x14" is replied (Note1), and it waits for next transmit data.



No.	Transfer direction	Transfer data	Description
9	$C \to T$	RAM store start address (31 to 24)	The controller transmits the RAM start address to be stored in RAM store data by dividing into 4 times as a next transmit data.
10	$C \to T$	RAM store start address (23 to 16)	Transmission order is as follows: 1st byte corresponds to bit 31 to bit 24 and 4th byte corresponds to bit 7 to bit 0 of transfer address. These addresses should be placed in "0x20000400" through the last address of RAM address.
11	$C \rightarrow T$	RAM store start address (15 to 8)	The target checks receive data. If a receive error exists, the target sends ACK response data "0x18" indicating communication error, and then returns to the initial state
12	$C \rightarrow T$	RAM store start address (7 to 0)	waiting for operation command data. If a receive error does not exist, the target transmits nothing, and waits for next transmit data.
13	$C \rightarrow T$	The number of bytes where the RAM stores data (15 to 8)	The controller transmits the number of bytes to be block-transferred. Transmission order is as follows: 1st byte corresponds to bit 15 to bit 8 and 2nd byte
14	$C \rightarrow T$	The number of bytes where the RAM stores data (7 to 0)	corresponds to bit 7 to bit 0 of transfer address. These addresses should be placed in "0x20000400" through the last address of RAM address. The target checks receive data. If a receive error exists, the target sends ACK response data "0x18" indicating communication error, and then returns to the initial state waiting for operation command data. If a receive error does not exist, the target transmits nothing, and waits for next transmit data.
15	$C \rightarrow T$	A CHECKSUM value of transmit data (No.9 to 14)	The controller transmits a CHECKSUM value of transmit data (No.9 to 14).
16	$T \rightarrow C$	ACK response to a CHECKSUM value Normal: 0x10 Abnormal: 0x11 Communication error: 0x18	The target checks receive data, and it sends ACK response data. If a receive error exists, the target sends ACK response data "0x18" indicating communication error, and then returns to the initial state waiting for operation command data. If a receive error does not exist, the target checks a CHECKSUM value. If checking is failed, the target sends ACK response data "0x11" indicating abnormal state, and then returns to the initial state waiting for operation command data. If checking is succeeded, the target sends ACK response data "0x10" indicating normal state, and then it waits for next data.
17	$C \to T$	RAM store data	The controller transmits data to be stored in RAM from the controller. The target receives data to be stored in RAM.
18	$C \to T$	A CHECKSUM value of transmit data (No.17)	The controller transmits a CHECKSUM value of transmit data (No.17).
19	T→C	ACK response to CHECKSUM verification Normal: 0x10 Abnormal: 0x11 Communication error: 0x18	The target checks receive data, and it sends ACK response data. If a receive error exists, the target sends ACK response data "0x18" indicating communication error, and then returns to the initial state waiting for operation command data. If a receive error does not exist, the target checks a CHECKSUM value. If checking is failed, the target responds ACK response data "0x11" indicating abnormal state, and then returns to the initial state waiting for operation command data. If checking is succeeded, the target sends ACK response data "0x10" indicating normal state and jumps to RAM store start address (No.9 to 12) as a branch address.(Note)

Note: A setup of the functions (a port, UART, a timer, RAM, etc.) which the Boot ROM program used is not initialized.



6.6.9. Communication Rules of Flash Memory Erasing

This section shows a communication format of flash memory erasing command. Transfer directions in the table are indicated as follows:

Transfer direction (C \rightarrow T): From Controller to Target (TXZ+ micro controller)

Transfer direction (T \rightarrow C): From Target (TXZ+ micro controller) to Controller

Table 6.14 Communication Rules of Flash Memory Erasing

No.	Transfer direction	Transfer data	Description
1	$C \rightarrow T$	Operation command data (0x40)	The controller transmits flash memory erasing command data "0x40".
2	T→C	ACK response to operation command Normal: 0x40 Abnormal: 0x41 Communication error: 0x48	The target checks receive data, and it sends ACK response data. If a receive error exists, the target sends ACK response data "0x48" indicating communication error, and then returns to the initial state waiting for operation command data. If a receive error does not exist, the target checks a CHECKSUM value according to the operation commands shown in "Table 6.6 Operation Commands in Single Boot Mode". If checking is failed, the target responds ACK response data "0x41" indicating abnormal state, and then returns to the initial state waiting for operation command data. If checking is succeeded, the target sends ACK response data "0x40" indicating normal state, and waits for next data.
3	$C \rightarrow T$	Erase enable command data (0x54)	The controller transmits erase enable command data (0x54).
4	T→C	ACK response to erase enable command data Normal: 0x54 Abnormal: 0x51 Communication error: 0x58	The target checks receive data and, it sends ACK response data. If receive error exists, the target sends ACK response data "0x58" indicating abnormal communication, and then returns to the initial state waiting for operation command data. If receive error does not exist, the target checks an erase enable command "0x54". If checking is failed, the target responds ACK response data "0x51" indicating abnormal state, and then returns to the initial state waiting for operation command data. If checking is succeeded, the target sends ACK response data "0x54" indicating normal state, and performs chip erasing.
5	-	-	Chip erasing in progress.
6	T→C	ACK response to the checking for chip erasing Erasing completed: 0x4F Abnormal (blank check error): 0x4C Abnormal (time-out error): 0x47	The target sends the result of chip erasing process. If no problems occur, the target sends ACK response data "0x4F" indicating normal state. If a blank check error occurs, the target sends ACK response data "0x4C" indicating abnormal state. If chip erasing command is aborted, the target sends ACK response data "0x47" indicating abort and then returns to the initial state waiting for operation command data.



6.6.10. Reprogramming Procedure of the Flash Using Reprogramming Algorithm in Boot ROM

This section describes the reprogramming procedure of the flash using reprogramming algorithm in the built-in Boot ROM. (The Following example is using UART)

6.6.10.1. Step-1

The condition of the flash memory does not care whether a former user program has been programmed or erased. Since a programming routine and programming data are transferred via the UART, the UART of this device must be connected to an external host. A programming routine (a) is prepared on the host.




Figure 6.15 Procedure of Using Reprogramming Algorithm in Boot ROM (1)



6.6.10.2. Step-2

The user releases the reset by the pin condition setting for Single Boot mode and boots up on the Boot ROM. According to the procedure of Single Boot mode, the user transfers the programming routine (a) via the UART from the source (host). Password verification is performed against the password in the user application program first. For details, refer to "(4) Password Setting Values and Setting Ranges" in section "6.6.7.3. Password".




Figure 6.16 Procedure of Using Reprogramming Algorithm in Boot ROM (2)

6.6.10.3. Step-3

When the password verification is completed, the boot program transfers a programming routine (a) from the host into the built-in RAM. The Boot ROM loads this routine to the built-in RAM. The programming routine must be stored in the range from "0x20000400" to the end address which can be transmitted of the built-in RAM.




Figure 6.17 Procedure of Using Reprogramming Algorithm in Boot ROM (3)



6.6.10.4. Step-4

The boot program jumps to the programming routine (a) in the built-in RAM to erase the flash block containing old application program codes (the units of erase is arbitrary size).




Figure 6.18 Procedure of Using Reprogramming Algorithm in Boot ROM (4)

6.6.10.5. Step-5

The boot program executes the programming routine (a) to download new application program codes from the host and programs it into the erased flash area. When the programming is completed, set the programming or erasing protection of that flash area in the user's program to ON.

In the example below, new program codes come from the same host via the same UART used when the programming routine has been transferred. However, once the programming routine starts operation, it is free to change the transfer path and the source of the transfer. The user can create a hardware board and programming routine to suit your particular needs.




Figure 6.19 Procedure of Using Reprogramming Algorithm in Boot ROM (5)

101 / 114



6.6.10.6. Step-6

When programming of Flash memory is completed, the user shuts the power once and disconnects the cable connected with the host. The user then turns on the power again, so that the device re-boots in single-chip mode (normal mode) to execute the new program.




Figure 6.20 Procedure of Using Reprogramming Algorithm in Boot ROM (6)



6.7. How to Reprogram using Dual Mode

The dual mode executes flash reprogramming using the flash memory reprogramming routine located in specified block on the users' set.

While instructions are executing on area 0, another area (such as Area4: data flash) of the flash memory, on which instructions are not executed, can be programmed/erased. (The opposite case is also possible depending on the condition.)

When you use an exception in a dual mode, be careful not to mistakenly execute an instruction in the area for programming/ erasing the flash memory.

6.7.1. Example of Flash Memory Reprogramming Procedure

6.7.1.1. Step-1

A user determines the conditions (e.g., pin status) to enter the on-board programming and the target FLASH I/F in Flash memory to be programmed or erased. Then suitable circuit design and program are created along to the users' conditions.

(a) Mode determination routine: A program to determine to switch to user boot mode

(b) Programming routine: A program to download new program from the host controller and reprogram Flash memory.




Figure 6.21 Reprogramming using Dual Mode (1)

103 / 114 2023-02-10



6.7.1.2. Step-2

This section explains the case where a programming routine is stored in the reset routine. The reset routine determines to enter the dual mode. If mode switching conditions are met, the program jumps to the flash reprogramming routine to transfer to dual mode.




Figure 6.22 Reprogramming using Dual Mode (2)

6.7.1.3. Step-3

After the program jumps to the flash reprogramming routine, the program releases the program/erase protection in the old user program area and erases the areas in unit of the area, block, or page.




Figure 6.23 Reprogramming using Dual Mode (3)



6.7.1.4. Step-4

Subsequently, confirm whether the erased area of the flash is blank, and then downloads a new user's application program data from the transfer source (Host) to develop it on the RAM.

Developed data on the RAM is written to the erased area of the flash memory. When all data programming is completed, set the program/erase protection of that flash block in the user program area to ON.




Figure 6.24 Reprogramming using Dual Mode (4)

6.7.1.5. Step-5

Upon reset, the flash memory is set to normal mode. After reset, the CPU will start operation along with the new application program.




Figure 6.25 Reprogramming using Dual Mode (5)

105 / 114 2023-02-10



6.8. How to Reprogram User Boot Program

This method switches the Page0 to Page1 to hold a user boot program using the memory swap function when Flash memory is reprogrammed.

The following is an example of reprogramming procedure of user boot program.

In following description, the conditions are assumed; Swap size is 4K bytes (re-configured) and the program of Page1 is copied from Page0.

6.8.1. Example of Flash Memory Reprogramming Procedure

6.8.1.1. Step-1

The user confirms whether "00" is read from [FCSWPSR]<SWP1><SWP0>.




Figure 6.26 Reprogram by User Boot Program (1)



6.8.1.2. Step-2

The user checks [FCPSR0] < PG1 > = 0. If protection status is enabled then write "0" to [FCPMR0] < PM1 > for temporary release protection.




Figure 6.27 Reprogram by User Boot Program (2)

6.8.1.3. Step-3

The user transfers the reprogramming routine to the built-in RAM, and moves the PC (Program Counter) to the transferred program.




Figure 6.28 Reprogram by User Boot Program (3)



6.8.1.4. Step-4

The user erases Page1, and then copies a program of Page0 to Page1.




Figure 6.29 Reprogram by User Boot Program (4)

6.8.1.5. Step-5

The automatic memory swap command sets [FCSWPSR]<SWP1><SWP0> to "01" swap Page0 with Page1.




Figure 6.30 Reprogram by User Boot Program (5)



6.8.1.6. Step-6

The user performs a reset and releases a reset.

Page 1 is assigned to address 0 and the flash memory boots up at Page 1.

A program branches to the conditioning routine where [FCSWPSR]<SWP1><SWP0> is set to "01" (to step-7).




Figure 6.31 Reprogram by User Boot Program (6)

6.8.1.7. Step-7

The user checks [FCPSR0] < PG1 > = 0. If protection status is enabled then write "0" to [FCPMR0] < PM1 > for temporary release protection.




Figure 6.32 Reprogram by User Boot Program (7)

Note: Protection function performs to address. Then when memory swapped between Page0 and Page1, <PG0>/<PM0> is for Page1 and <PG1>/<PM1> is for Page0.



6.8.1.8. Step-8

The user transfers the flash reprogramming routine to the built-in RAM, and then sets the built-in RAM address to PC (Program Counter).




Figure 6.33 Reprogram by User Boot Program (8)

6.8.1.9. Step-9

The user programs a new boot program to Page0.




Figure 6.34 Reprogram by User Boot Program (9)



6.8.1.10. Step-10

Perform automatic memory swap erasing command (following figure), or set *[FCSWPSR]*<SWP1><SWP0> to "11" with the automatic memory swap command to swap release Page0 and Page1.




Figure 6.35 Reprogram by User Boot Program (10)



7. General Precautions

- Do not perform any operation that is not described in this document.
- Do not access the addresses that is not assigned to the registers in this document
- It is recommended to confirm whether the programming/erasing was successfully completed by reading after command execution.



8. Revision History

Table 8.1 Revision history

Revision	Date	Description		
1.0	2020-12-07	First release		
1.1	2022-03-31	- Table 2.11 Program/Erase Time of Code Flash Correct erasing time of whole chip Table 2.15 Memory Capacity and Configuration and Program/Erase Time Correct erasing time of block Table 3.3 Address Bit Configuration in Bus Write Cycle (Code Flash) Correct description of SBA in [Automatic security bit programming/erasing] Table 3.4 Protect Bit Programming Address Correct Note 4.1.4. Stopping Automatic Chip Erasing Correct description 5.2.13 [FCAREASEL] (Flash Area Selection Register) Correct Note3 (2) 5.2.14. [FCCR] (Flash Control Register) Correct description of WEABORT[2:0] 5.2.15. [FCSTSCLR] (Flash Status Clear Register) Correct description of WEABORT[2:0] 5.2.16. [FCBNKCR] (Flash Bank Change Register) Correct description of BANK0[2:0] 5.2.18. [FCBUFDISCLR] Flash Buffer Disable and Clear Register Correct description of BUFDISCLR[2:0] 6.1. Initialization Correct description Correct Figure 6.3, Figure 6.5, Figure 6.7, Figure 6.9, Figure 6.10, anf Figure 6.11 Table 6.4 Used Pins (UART) Correct Note2 Table 6.7 Setting of Baud Rate in Single Boot Mode (fc = 10MHz, without error) Correct title line Table 6.14 Communication Rules of Flash Memory Erasing Correct transfer data in No.6 Correct Figure 6.16, Figure 6.17, Figure 6.19, Figure 6.24, and Figure 6.25.		
1.2	2022-06-17	 - Correct Figure 6.26, Figure 6.30, Figure 6.31, Figure 6.32, and Figure 6.33. - Table 1.2 Functional Description (User Information Area) Program/erase protection is deleted. 		
1.3	2023-02-10	- 3.1.1.6. Memory Swap Bit Assignment (MSA) Correct bit symbol - 5.2.12. [FCSWPSR] (Flash Memory SWAP Status Register) Correct bit symbol of <size[5:0]>, correct after reset value, Correct bit symbol of <swp[1:0]>, correct after reset value</swp[1:0]></size[5:0]>		



RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY
 HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF
 HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for
 specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities,
 equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships
 and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and
 escalators, and devices related to power plant. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR
 PRODUCT. For details, please contact your TOSHIBA sales representative or contact us via our website.
- · Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR
 PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER,
 INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING
 WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2)
 DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR
 INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE,
 ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please
 use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without
 limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF
 NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION

https://toshiba.semicon-storage.com/