Appendix B Instruction Lists



Explanation of symbols used in this document

1. Size

В	The operand size is in bytes (8 bits)
W	The operand size is in word (16 bits)
L	The operand size is in long word (32 bits)

2. Mnemonic

R	Eight general-purpose registers including 8/16/32-bit current bank registers.
	8 bit register:W,A,B,C,D,E,H,L
	16 bit register: WA, BC, DE, HL, IX, IY, IZ, SP
	32 bit register: XWA, XBC, XDE, XHL, XIX, XIY, XIZ, XSP
r	8/16/32-bit general-purpose registers
Cr	All 8/16/32-bit CPU control registers
	DMASO to 3, DMADO to 3, DMACO to 3, DMAMO to 3, INTNEST
А	A register (8 bits)
F	Flag registers (8 bits)
F <i>'</i>	Inverse flag registers (8 bits)
SR	Status registers (16 bits)
PC	Program Counter (in minimum mode, 16 bits; in maximum mode, 32 bits)
(mem)	8/16/32-bit memory data
mem	Effective address value
<w></w>	When the operand size is a word, "W" must be specified.
[]	Operands enclosed in square brackets can be omitted.
#	8/16/32-bit immediate data.
#3	3-bit immediate data: 0 to 7 or 1 to 8 for abbreviated codes.
#4	4-bit immediate data: 0 to 15 or 1 to 16
d8	8-bit displacement: – 80H to + 7FH
d16	16-bit displacement: – 8000H to + 7FFFH
сс	Condition code
(#8)	Direct addressing : (00H) to (0FFH) ···· 256-byte area
(#16)	64K-byte area addressing : (0000H) to (0FFFFH)
\$	A start address of the instruction is located
	1

3. Cord

Z	The code crepresent the operand sizes. byte (8-bit) = 0 word (16-bit) = 2 long word (32-bit) = 4
ZZ	The code represent the operand sizes. byte (8-bit) = 00H word (16-bit) = 10H long word (32-bit) = 20H

4. Flag (SZHVNC)

-	Flag doesn't change.
*	Flag changes by executing instruction.
0	Flag is cleared to "0".
1	Flag is set to "1".
Р	Flag changes by executing instruction (It works as parity flag).
V V	Flag changes by executing instruction (It works as overflow flag).
Х	An undefined value is set in flag.

5. Instruction length

Instruction length is represented in byte unit.

	adds immediate data length.
+M	adds addressing code length.
+#M	adds immediate data length and addressing code length.

6. State

Execution processing time of instruction are shown in order of 8 bit, 16 bit, 32 bit processing in status unit.

1 state = 100 ns at 20 MHz oscillation

1 state = 80 ns at 25 MHz oscillation

■ 900/H Instruction Lists (1/10)

(1) Load

Group	Size	N	Inemonic	Codes	(16 hex)	Function	SZHVNC	Length (byte)	9	Stat	e
LD	BWL BWL BWL BWL BWL BWL BW- BW- BW- BW-	LD LD LD LD LD LD LD CW> LD CW> LD CW> LD CW>	R,r r,R r,#3 R,# r,# R,(mem) (mem),R (#8),# (mem),# (#16),(mem) (mem),(#16)	C8+zz+r C8+zz+r 20+zz+R C8+zz+r 80+zz+mem B0+mem 80+zz+mem 80+zz+mem B0+mem	:40+zz+R :#8:# :00+z:#	$R \leftarrow r$ $r \leftarrow R$ $r \leftarrow #3$ $R \leftarrow #$ $r \leftarrow #$ $R \leftarrow (mem)$ $(mem) \leftarrow R$ $(#8) \leftarrow #$ $(#8) \leftarrow #$ $(#16) \leftarrow (mem)$ $(mem) \leftarrow (#16)$		2 2 2 1+# 2+# 2+M 2+M 2+# 2+# 4+M 4+M	2. 2. 3. 4. 5. 5. 8.	2. 3.	2 5 6 6
PUSH	B B -WL BWL BW- BW-	PUSH PUSH PUSH PUSH PUSH <w> PUSH<w></w></w>		18 14 18+zz+R C8+zz+r 09+z 80+zz+mer	:04 :# n:04	$(-XSP) \leftarrow F$ $(-XSP) \leftarrow A$ $(-XSP) \leftarrow R$ $(-XSP) \leftarrow r$ $(-XSP) \leftarrow \#$ $(-XSP) \leftarrow (mem)$	 	1 1 2 1+# 2+M		3. 4.	6 -
РОР	B B -WL BWL BW-	POP POP POP POP POP <w></w>	F A R r (mem)	19 15 38+zz+R C8+zz+r B0+mem	:05 :04+z	F ← (XSP+) A ← (XSP+) R ← (XSP+) r ← (XSP+) (mem) ← (XSP+)	*****	1 1 2 2+M		 4. 5. 7.	7
LDA	-WL	LDA	R,mem	B0+mem	:10+zz+R	R ← mem		2+M		4.	
LDAR	-WL	LDAR	R,\$+4+d16	F3:13:d10	6:20+zz+R	R ← PC+d16		5		7.	7

(2) Exchange

Group	Size	Mr	nemonic	Codes (16 hex)		Function		SZHVNC	Length (byte)	State	
EX	B BW- BW-	EX EX EX	, -	16 C8+zz+r 80+zz+men		F↔ R↔ (mem)	r	*****	2	2 3. 3 6. 6	
MIRR	-W-	MIRR	r	D8+r	:16	r<0:№	ISB>←r <msb:0></msb:0>		2	3	

■ 900/H Instruction Lists (2/10)

(3) Load/Increment/Decrement & Compare Increment/Decrement Size

Group	Size	Mnemonic	Codes (16 hex)	Function	SZHVNC	Length (byte)	State
	BW-	LDI <w> [(XDE+),(XHL+)]</w>	83+zz :10	(XDE+) ← (XHL+) BC ← BC-1	0①0-	2	8.8
	BW-	LDI <w> (XIX+),(XIY+)</w>	85+zz :10	(XIX+) ← (XIY+) BC ← BC-1	0①0-	2	8.8
	BW-	LDIR <w> [(XDE+),(XHL+)]</w>	83+zz :11	repeat (XDE+) ← (XHL+) BC ← BC-1 until BC=0	000-	2	7n+1
	BW-	LDIR <w> (XIX+),(XIY+)</w>	85+zz :11	repeat (XIX+) ← (XIY+) BC ← BC-1 until BC=0	000-	2	7n+1
LDxx	BW-	LDD <w> [(XDE-),(XHL-)]</w>	83+zz :12	(XDE-) ← (XHL-) BC ← BC-1	0①0-	2	8.8
	BW-	LDD <w> (XIX-),(XIY-)</w>	85+zz :12	$\begin{array}{rrrr} (XIX-) \leftarrow (XIY-) \\ BC \leftarrow BC-1 \end{array}$	0①0-	2	8.8
	BW-	LDDR <w> [(XDE-),(XHL-)]</w>	83+zz :13	repeat (XDE-) ← (XHL-) BC ← BC-1 until BC=0		2	7n+1
	BW-	LDDR <w> (XIX-),(XIY-)</w>	85+zz :13	repeat (XIX-) ← (XIY-) BC ← BC-1 until BC=0		2	7n+1
	BW-	CPI [A/WA,(R+)]	80+zz+R :14	A/WA - (R+) BC ← BC-1	*@*①1-	2	6.6
0.0	BW-	CPIR [A/WA,(R+)]	80+zz+R :15	repeat A/WA - (R+) BC ← BC-1 until A/WA=(R) or BC=0	*@*①1-	2	6n+1
CPxx	BW-	CPD [A/WA,(R-)]	80+zz+R :16	A/WA - (R-) BC ← BC-1	*@*①1-	2	6.6
-	BW-	CPDR [A/WA,(R-)]	80+zz+R :17	repeat A/WA - (R-) BC ← BC-1 until A/WA=(R) or BC=0	*@*①1-	2	6n+1

Note 1: (1); If BC = 0 after execution, the P/V flag is set to 0, otherwise 1.

2; If A/WA = (R), the Z flag is set to 1, otherwise, 0 is set.

Note 2: When the operand is omitted in the CPI, CPIR, CPD, or CPDR instruction, A, (XHL+/-) is used as the default value.

■ 900/H Instruction Lists (3/10)

(4) Arithmetic Operations

Group	Size	Mn	emonic	Codes (16 hex)	Function	SZHVNC	Length (byte)	State
ADD	BWL BWL BWL BWL BW-	ADD ADD ADD ADD ADD ADD <w></w>	R,r r,# R,(mem) (mem),R (mem),#	C8+zz+r :80+R C8+zz+r :C8:# 80+zz+mem:80+R 80+zz+mem:88+R 80+zz+mem:38:#	$\begin{array}{rrrr} R & \leftarrow R + r \\ r & \leftarrow r + \# \\ R & \leftarrow R + (mem) \\ (mem) \leftarrow (mem) + R \\ (mem) \leftarrow (mem) + \# \end{array}$	***V0* ***V0* ***V0* ***V0*	2 2+# 2+M 2+M 2+M	2. 2. 2 3. 4. 6 4. 4. 6 6. 6. 10 7. 8
ADC	BWL BWL BWL BWL BW-	ADC ADC ADC ADC ADC ADC <w></w>	R,r r,# R,(mem) (mem),R (mem),#	C8+zz+r :90+R C8+zz+r :C9:# 80+zz+mem:90+R 80+zz+mem:98+R 80+zz+mem:39:#	R ← R + r + CY r ← r + # + CY R ← R+(mem)+CY (mem) ←(mem)+R+CY (mem) ←(mem)+#+CY	***V0* ***V0* ***V0* ***V0*	2 2+# 2+M 2+M 2+M#	2. 2. 2 3. 4. 6 4. 4. 6 6. 6. 10 7. 8
SUB	BWL BWL BWL BWL BW-	SUB SUB SUB SUB SUB <w></w>	R,r r,# R,(mem) (mem),R (mem),#	C8+zz+r :A0+R C8+zz+r :CA:# 80+zz+mem:A0+R 80+zz+mem:A8+R 80+zz+mem:3A:#	$\begin{array}{rrrr} R & \leftarrow R - r \\ r & \leftarrow r - \# \\ R & \leftarrow R - (mem) \\ (mem) \leftarrow (mem) - R \\ (mem) \leftarrow (mem) - \# \end{array}$	***V1* ***V1* ***V1* ***V1* ***V1*	2 2+# 2+M 2+M 2+M	2. 2. 2 3. 4. 6 4. 4. 6 6. 6. 10 7. 8
SBC	BWL BWL BWL BWL BW-	SBC SBC SBC SBC SBC <w></w>	R,r r,# R,(mem) (mem),R (mem),#	C8+zz+r :B0+R C8+zz+r :CB:# 80+zz+mem:B0+R 80+zz+mem:B8+R 80+zz+mem:3B:#	$\begin{array}{rcl} R & \leftarrow R - r - CY \\ r & \leftarrow r - \# - CY \\ R & \leftarrow R - (mem) - CY \\ (mem) \leftarrow (mem) - R - CY \\ (mem) \leftarrow (mem) - \# - CY \end{array}$		2 2+# 2+M 2+M 2+M#	2. 2. 2 3. 4. 6 4. 4. 6 6. 6. 10 7. 8
СР	BWL BW- BWL BWL BWL BW-	CP CP CP CP CP CP <w></w>	R,r r,#3 R,(mem) (mem),R (mem),#	C8+zz+r :F0+R C8+zz+r :D8+#3 C8+zz+r :CF:# 80+zz+mem:F0+R 80+zz+mem:F8+R 80+zz+mem:3F:#	R - r r - #3 r - # R - (mem) (mem) - R (mem) - #	***V1* ***V1* ***V1* ***V1* ***V1* ***V1*	2 2+# 2+M 2+M 2+M	2. 2. 2 2. 2 3. 4. 6 4. 4. 6 4. 4. 6 5. 6
INC	B -WL BW-	INC INC INC <w></w>	#3,r #3,r #3,(mem)	C8+r :60+#3 C8+zz+r :60+#3 80+zz+mem:60+#3	r ← r + #3 r ← r + #3 (mem) ← (mem) + #3	***V0- ***V0-	2 2 2+M	2 2. 2 6. 6
DEC	B -WL BW-	DEC DEC DEC <w></w>	#3,r #3,r #3,(mem)	C8+r :68+#3 C8+zz+r :68+#3 80+zz+mem:68+#3	r ← r - #3 r ← r - #3 (mem) ← (mem) - #3	***V1- ***V1-	2 2 2+M	2 2. 2 6. 6
NEG	BW-	NEG	r	C8+zz+r :07	r ← 0 - r	***V1*	2	2.2
EXTZ	-WL	EXTZ	r	C8+zz+r :12	r≺high> ← O		2	3. 3
EXTS	-WL	EXTS	r	C8+zz+r :13	r <high> ← r<low. MSB></low. </high>		2	3. 3
DAA	B	DAA	r	C8+r :10	Decimal adjustment after addition or subtraction	***P-*	2	4
PAA	-WL	PAA	r	C8+zz+r :14	if r≺0>=1 then INC r		2	4. 4

Note 1: With the INC/DEC instruction, when the code value of #3=0, functions as +8/-8.

Note 2: When the ADD R, r (word type) instruction is used in the TLCS-90, the S, Z, and V flags do not change. In the TLCS-900, these flags change.

■ 900/H Instruction Lists (4/10)

Group	Size	Mnemonic	Codes (16 hex)	Function	SZHVNC	Length (byte)	State
MUL	BW- BW- BW-	MUL RR,r MUL rr,# MUL RR,(mem)	C8+zz+r :40+R C8+zz+r :08:# 80+zz+mem:40+R	RR ← R×r rr ← r×# RR ← R×(mem)		2 2+# 2+M	11.14 12.15 13.16
MULS	BW- BW- BW-	MULS RR,r MULS rr,# MULS RR,(mem)	C8+zz+r :48+R C8+zz+r :09:# 80+zz+mem:48+R	RR ← R×r ;signed rr ← r×# ;signed RR ←R×(mem);signed		2 2+# 2+M	9.12 10.13 11.14
DIV	BW- BW- BW-	DIV RR,r DIV rr,# DIV RR,(mem)	C8+zz+r :50+R C8+zz+r :0A:# 80+zz+mem:50+R	R ← RR÷r r ← rr÷# R ← RR÷(mem)	V V V	2+#	15.23 15.23 16.24
DIVS	BW- BW- BW-	DIVS RR,r DIVS rr,# DIVS RR,(mem)	C8+zz+r :58+R C8+zz+r :0B:# 80+zz+mem:58+R	R ← RR÷r ;signed r ← rr÷# ;signed R ← RR÷(mem);signed	V	2+#	18.26 18.26 19.27
MULA	-W-	MULA rr	D8+r :19	Multiply and add signed <u>rr← rr+(XDE)</u> × <u>(XHL)</u> 32bit 32bit 16bit 16bit XHL ← XHL-2	**-V	2	19
	-W-	MINC1 #,r (#=2**n) (1<=n<=15)	D8+r :38:#-1	modulo increment ;+1 if (r mod #)=(#-1) then r←r-(#-1) else r←r+1		4	5
MINC	-W-	MINC2 #,r (#=2**n) (2<=n<=15)	D8+r :39:#-2	modulo increment ;+2 if (r mod #)=(#-2) then r←r-(#-2) else r←r+2		4	5
-	-W-	MINC4 #,r (#=2**n) (3<=n<=15)	D8+r :3A:#-4	modulo increment ;+4 if (r mod #)=(#-4) then r←r-(#-4) else r←r+4		4	5
	-W-	MDEC1 #,r (#=2**n) (1<=n<=15)	D8+r :3C:#-1	modulo decrement ;-1 if (r mod #)=0 then r←r+(#-1) else r←r-1		4	4
MDEC	-W-	MDEC2 #,r (#=2**n) (2<=n<=15)	D8+r :3D:#-2	modulo decrement ;-2 if (r mod #)=0 then r←r+(#-2) else r←r-2		4	4
	-W-	MDEC4	D8+r :3E:#-4	modulo decrement ;-4 if (r mod #)=0 then r←r+(#-4) else r←r-4		4	4

Note: Operand RR of the MUL, MULS, DIV, and DIVS instructions indicates that a register twice the size of the operation is specified. When the operation is in bytes (8 bits×8 bits, 16/8 bits), word register (16 bits) is specified; when the operation is in words (16 bits×16 bits, 32/16 bits), long word register (32 bits) is specified.

■ 900/H Instruction Lists (5/10)

(5) Logical operations

Group	Size	Mnemonic		Codes (16 hex)	Function	SZHVNC	Length (byte)	State
AND	BWL BWL BWL BWL BW-	AND AND AND AND AND <w></w>	R,r r,# R,(mem) (mem),R (mem),#	C8+zz+r :C0+R C8+zz+r :CC:# 80+zz+mem:C0+R 80+zz+mem:C8+R 80+zz+mem:3C:#	R ← R and r r ← r and # R ← R and (mem) (mem) ← (mem) and R (mem) ← (mem) and #	**1P00 **1P00 **1P00 **1P00 **1P00	2+# 2+M 2+M	2. 2. 2 3. 4. 6 4. 4. 6 6. 6. 10 7. 8
OR	BWL BWL BWL BWL BW-	OR OR OR OR OR <w></w>	R,r r,# R,(mem) (mem),R (mem),#	C8+zz+r :E0+R C8+zz+r :CE:# 80+zz+mem:E0+R 80+zz+mem:E8+R 80+zz+mem:3E:#	R ← R or r r ← r or # R ← R or (mem) (mem) ← (mem) or R (mem) ← (mem) or #	**0P00 **0P00 **0P00 **0P00 **0P00	2+# 2+M 2+M	2. 2. 2 3. 4. 6 4. 4. 6 6. 6. 10 7. 8
XOR	BWL BWL BWL BWL BW-	XOR XOR XOR XOR XOR <w></w>	R,r r,# R,(mem) (mem),R (mem),#	C8+zz+r :D0+R C8+zz+r :CD:# 80+zz+mem:D0+R 80+zz+mem:D8+R 80+zz+mem:3D:#	R ← R xor r r ← r xor # R ← R xor (mem) (mem) ← (mem) xor R (mem) ← (mem) xor #	**0P00 **0P00 **0P00 **0P00 **0P00	2+# 2+M 2+M	2. 2. 2 3. 4. 6 4. 4. 6 6. 6. 10 7. 8
CPL	BW-	CPL	r	C8+zz+r :06	r ← not r	1-1-	2	2.2

■ 900/H Instruction Lists (6/10)

(6) Bit operations

Group	Size	Mn	emonic	Codes (16 hex)	Function	SZHVNC	Length (byte)	State
LDCF	BW- BW- B B	LDCF LDCF LDCF LDCF	#4,r A ,r #3,(mem) A ,(mem)	C8+zz+r C8+zz+r B0+men B0+men		CY ← r<#4> CY ← r <a> CY ← (mem)<#3> CY ← (mem)<a>	* * *	3 2 2+M 2+M	3.3 3.3 6 6
STCF	BW- BW- B B	STCF STCF STCF STCF	#4,r A ,r #3,(mem) A ,(mem)	C8+zz+r C8+zz+r B0+mem B0+mem		r<#4> ← CY r <a> ← CY (mem)<#3> ← CY (mem)<a> ← CY	 	3 2 2+M 2+M	3.3 3.3 7 7
ANDCF	BW- BW- B B	ANDCF ANDCF ANDCF ANDCF ANDCF	#4,r A ,r #3,(mem) A ,(mem)	C8+zz+r C8+zz+r B0+mem B0+mem		CY ← CY and r<#4> CY ← CY and r <a> CY ← CY and (mem)<#3> CY ← CY and (mem)<a>	* * * *	3 2 2+M 2+M	3.3 3.3 6 6
ORCF	BW- BW- B B	ORCF ORCF ORCF ORCF	#4,r A ,r #3,(mem) A ,(mem)	C8+zz+r C8+zz+r B0+mem B0+mem		CY ← CY or r<#4> CY ← CY or r <a> CY ← CY or (mem)<#3> CY ← CY or (mem)<a>	* * * *	3 2 2+M 2+M	3.3 3.3 6 6
XORCF	BW- BW- B B	XORCF XORCF XORCF XORCF	#4,r A ,r #3,(mem) A ,(mem)	C8+zz+r C8+zz+r B0+mem B0+mem		CY ← CY xor r<#4> CY ← CY xor r <a> CY ← CY xor (mem)<#3> CY ← CY xor (mem)<a>	* * *	3 2 2+M 2+M	3.3 3.3 6 6
RCF SCF CCF ZCF	 	RCF SCF CCF ZCF		10 11 12 13		CY ← 0 CY ← 1 CY ← not CY CY ← not "Z" flag		1 1 1 1	2 2 2 2
BIT	BW- B	BIT BIT	#4,r #3,(mem)	C8+zz+r B0+mem	:33:#4 :C8+#3	Z ← not r<#4> Z ← not (mem)<#3>	X*1X0- X*1X0-	3 2+M	3.3 6
RES	BW- B	RES RES	#4,r #3,(mem)	C8+zz+r B0+mem	:30:#4 :B0+#3	r<#4> ← 0 (mem)<#3> ← 0		3 2+M	3.3 7
SET	BW- B	SET SET	#4,r #3,(mem)	C8+zz+r B0+mem	:31:#4 :B8+#3	r<#4> ← 1 (mem)<#3> ← 1		3 2+M	3.3 7
CHG	ВW- В	CHG CHG	#4,r #3,(mem)	C8+zz+r B0+mem	:32:#4 :C0+#3	r<#4> ← not r<#4> (mem)<#3>←not (mem)<#3>		3 2+M	3.3 7
TSET	BW- B	TSET TSET	#4,r #3,(mem)	C8+zz+r B0+mem	:34:#4 :A8+#3	Z←not r<#4> : r<#4>←1 Z ← not (mem)<#3> (mem)<#3> ← 1	X*1X0- X*1X0-	3 2+M	4.4 7
BS1	-W- -W-	BS1F BS1B	A,r A,r	D8+r D8+r	:0E :0F	A ← 1 search r ; Forward A ← 1 search r ; Backward	①		3 3

Note: (1); 0 is set when the bit searched for is found, otherwise 1 is set and an undefined value is set in the A register.

■ 900/H Instruction Lists (7/10)

(7) Special operations and CPU control

Group	Size	M	nemonic	Codes	(16 hex)		Function	SZHVNC	Length (byte)	State
NOP		NOP		00		no ope	ration		1	2
EI		EI	[#3]	06	:#3	Sets i flag. IFF←#3	nterrupt enable		2	3
DI		DI		06	:07	Disabl IFF←7	es interrupt.		2	4
PUSH	-W-	PUSH	SR	02		(-XSP)	←SR		1	3
POP	-W-	РОР	SR	03		SR←(XS	P+)	*****	1	4
SWI		SWI	[#3]	F8+#3		PUSH	re interrupt PC&SR (FFFF00H+4×#3)		1	19
HALT		HALT		05		CPU ha	lt		1	6
LDC	BWL BWL	LDC LDC	cr,r r,cr	C8+zz+r C8+zz+r		cr ← r r ← c				3.3.3 3.3.3
LDX	B	LDX	(#8),#	F7:00:#8	3:00:#:00	(#8) ←	#		6	8
LINK	L	LINK	r,d16	E8+r	:0C:d16		,XSP SP,d16		4	8
UNLK	L	UNLK	r	E8+r	:0D	LD X: POP r	SP,r		2	7
LDF		LDF	#3	17	:#3		egister bank. #3 (0 at reset)		2	2
INCF		INCF		0C		Switch banks. RFP← R	es register RFP + 1		1	2
DECF		DECF		0D		Switch banks. RFP← R	es register RFP - 1		1	2
SCC	BW-	scc	cc,r	C8+zz+r	:70+cc		then r ← 1 else r ← O		2	2.2

Note 1:	When operand #3 coding in the EI instruction is omitted, 0 is used as the default value.	
---------	--	--

Note 2: When operand #3 coding in the SWI instruction is omitted, 7 is used as the default value.

■ 900/H Instruction Lists (8/10)

(8) Rotate and Shift

Group	Size	Mn	emonic	Codes (16 hex)	Function	SZHVNC	Length (byte)	State
RLC	BWL BWL BW-	RLC RLC RLC <w></w>	#4,r A,r (mem)	C8+zz+r :E8:#4 C8+zz+r :F8 80+zz+mem:78	CY ← MSB←0 − ←	**0P0* **0P0* **0P0*	2	3+n/4 3+n/4 6.6
RRC	BWL BWL BW-	RRC RRC RRC <w></w>	#4,r A,r (mem)	C8+zz+r :E9:#4 C8+zz+r :F9 80+zz+mem:79		**0P0* **0P0* **0P0*	2	3+n/4 3+n/4 6.6
RL	BWL BWL BW-	RL RL RL <w></w>	#4,r A,r (mem)	C8+zz+r :EA:#4 C8+zz+r :FA 80+zz+mem:7A	 CY]←MSB←0]←	**0P0* **0P0* **0P0*	2	3+n/4 3+n/4 6.6
RR	BWL BWL BW-	RR RR RR <w></w>	#4,r A,r (mem)	C8+zz+r :EB:#4 C8+zz+r :FB 80+zz+mem:7B	→[MSB→0]→[CY]	**0P0* **0P0* **0P0*	2	3+n/4 3+n/4 6.6
SLA	BWL BWL BW-	SLA SLA SLA <w></w>	#4,r A,r (mem)	C8+zz+r :EC:#4 C8+zz+r :FC 80+zz+mem:7C	CY <mark>← MSB←0 ←</mark> 0	**0P0* **0P0* **0P0*	2	3+n/4 3+n/4 6.6
SRA	BWL BWL BW-	SRA SRA SRA <w></w>	#4,r A,r (mem)	C8+zz+r :ED:#4 C8+zz+r :FD 80+zz+mem:7D	MSB→0→ CY	**0P0* **0P0* **0P0*	2	3+n/4 3+n/4 6.6
SLL	BWL BWL BW-	SLL SLL SLL <w></w>	#4,r A,r (mem)	C8+zz+r :EE:#4 C8+zz+r :FE 80+zz+mem:7E	<u>[CY]</u> ← <u>MSB</u> ←0]← 0	**0P0* **0P0* **0P0*	2	3+n/4 3+n/4 6.6
SRL	BWL BWL BW-	SRL SRL SRL <w></w>	#4,r A,r (mem)	C8+zz+r :EF:#4 C8+zz+r :FF 80+zz+mem:7F	0 →[MSB→0]→[CY]	**0P0* **0P0* **0P0*	2	3+n/4 3+n/4 6.6
RLD	B	RLD	[A,](mem)	80+mem :06	Areg mem v 7-4 3-0 7-4 3-0	**0P0-	2+M	14
RRD	B	RRD	[A,](mem)	80+mem :07	Areg mem 7-4 3-0 7-4 3-0	**0P0-	2+M	14

Note 1: When #4/A is used to specify the number of shifts, module 16 (0 to 15) is used. Code 0 means 16 shifts.

Note 2: When the following instructions are used in the TLCS-90, the S, Z and V flags do not change.

Note 3: RLCA, RRCA, RLA, RRA, SLAA, SRAA, SLLA, and SRLA In the TLCS-900, these flags change.

■ 900/H Instruction Lists (9/10)

(9) Jump, Call and Return

Group	Size	Mnemonic	Codes (16 hex)	Function	SZHVNC	Length (byte)	State
JP		JR [cc,]\$+2+d8 JRL [cc,]\$+3+d16	1B :#24 60+cc :d8 70+cc :d16	PC ← #16 PC ← #24 if cc then PC ← PC+d8 if cc then PC ← PC+d16 if cc then PC ← mem		3 4 2 3 2+M	5 6 5/2 (T/F) 5/2 (T/F) 7/4 (T/F)
CALL			1D :#24 1E :d16	PUSH PC : JP #16 PUSH PC : JP #24 PUSH PC : JR \$+3+d16 if cc then PUSH PC : JP mem		3	9 10 10 12/4 (T/F)
DJNZ		DJNZ [r,]\$+3/4+d8	C8+zz+r :1C:d8	r←r-1 if r≠0 then JR \$+3+d8		3	6 (r≠0) 4 (r=0)
RET		RET RET CC RETD d16 RETI		POP PC if cc then POP PC RET : ADD XSP,d16 POP SR&PC	 *****		9 12/4 (T/F) 11 12

Note 1: (T/F) represents the number of states at true / false.

■ Instruction Lists of 900/H (10/10)

(10) Addressing mode

type	mode	state				
R	R	+ 0				
r	r	+ 1				
	(R)	+ 0				
	(R + d8)	+ 1				
	(#8)	+ 1				
	(#16)	+ 2				
	(#24)	+ 3				
(mem)	(r)	+ 1				
	(r + d16)	+ 3				
	(r + r8)	+ 3				
	(r + r16)	+ 3				
	(– r)	+ 1				
	(r +)	+ 1				

(11) Interrupt

	mode	operation	state
	ral-purpose pt processing	PUSH PC PUSH SR IFF ← accepted level + 1 INTNEST ← INTNEST + 1 JP (FFFF00H + vector)	18
	I/O to MEM	(DMADn +) ← (DMASn)	8. 8. 12
	I/O to MEM	(DMADn –) ← (DMASn)	8. 8. 12
HDMA	MEM to I/O	(DMADn) ← (DMASn +)	8. 8. 12
	MEM to I/O	(DMADn) ← (DMASn –)	8. 8. 12
	I/O to I/O	(DMADn) ← (DMASn)	8. 8. 12
	Counter	DMASn ← DMASn + 1	5

(Note) For details of interrupt processing, refer to Chapter2 "3.3 Interrupts".

Appendix C Instruction Code Maps (1/4)

1-byte op code instructions

H/L	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0	NOP	X	PUSH SR	POP SR	X	HALT	El n	RETI	LD (n) , n	PUSH n	LDW (n) , nn	PUSHW nn	INCF	DECF	RET	RETD dd
1	RCF	SCF	CCF	ZCF	PUSH A	POP A	EX F, F'	LDF n	PUSH F	POP F	JP nn	JP nnn	CALL nn	CALL nnn	CALR PC + dd	
2				LD	R, n							PUSH	RR			
3				LD	RR, nn							PUSH	XRR			
4				LD	XRR, n	nnn						POP	RR			
5												POP	XRR			
6	F	LT	LE	ULE	PE/OV	M/MI	z	JR C	cc,PC + (T)	d GE	GT	UGT	PO/NOV	P/PL	NZ	NC
7	F	LT	LE	ULE	PE/OV	M/MI	Z	JRL C	cc,PC + (T)	dd GE	GT	UGT	PO/NOV	P/PL	NZ	NC
8	(XWA)	(XBC)	(XDE)	scr (XHL)		(XIY)	(XIZ)	(XSP)	(XWA + d)	(XBC + d)	(XDE + d)	scr (XHL + d)	: B (XIX + d)	(XIY + d)	(XIZ + d)	(XSP + d)
9	(XWA)	(XBC)	(XDE)	scr. (XHL)		(XIY)	(XIZ)	(XSP)	(XWA + d)	(XBC + d)	(XDE + d)	scr. (XHL + d)	. W (XIX + d)	(XIY + d)	(XIZ + d)	(XSP + d)
Α	(XWA)	(XBC)	(XDE)		. L (XIX)	(XIY)	(XIZ)	(XSP)	(XWA + d)	(XBC + d)	(XDE + d)	sci (XHL + d)	r. L (XIX + d)	(XIY + d)	(XIZ + d)	(XSP + d)
в	(XWA)	(XBC)	(XDE)	d (XHL)		(XIY)	(XIZ)	(XSP)	(XWA + d)	(XBC + d)	(XDE + d)	d (XHL + d)	st (XIX + d)	(XIY + d)	(XIZ + d)	(XSP + d)
с	(n)	(nn)	scr (nnn)	[.] . B (mem)	(– xrr)	(xrr +)		reg. B r	w	А	В	reg C	g. B D	E	Н	L
D	(n)	(nn)		. W (mem)	(– xrr)	(xrr +)		reg. W rr	WA	вс	DE	reg HL	. W IX	IY	IZ	SP
E	(n)	(nn)		r. L (mem)	(– xrr)	(xrr +)		reg. L xrr	XWA	ХВС	XDE	reg XHL	g. L XIX	XIY	XIZ	XSP
F	(n)	(nn)		st (mem)	(– xrr)	(xrr +)		LDX (n), n	0	1	2	SWI 3	n 4	5	6	7

Note 1: Codes in blank parts are undefined instructions (i.e., illegal instructions). Note 2: Dummy instructions are assigned to codes 01H and 04H. Do not use them.

Appendix C Instruction Code Maps (2/4)

1st byte: reg

H/L	0	1	2	3	4	5	6	7	8	9	A	В	С	D	Е	F
	U	I	2	LD	PUSH	POP	CPL	, NEG	MUL	MULS			LINK L	UNLK L	BS1F	BS1B
0					1030	FUF	BW	BW		IVIULS		BW			DJIF	<u>W</u>
				r,#	r	r	r	r	rr,#	rr,#	rr,#	rr,#	r, dd	r	A, r	A, r
1	DAA <u>B</u>		EXTZ WL	EXTS WL	PAA <u>WL</u>		MIRR <u>W</u>			MULA W	\mathbb{N}	\mathbb{N}	DJNZ BW			
	r		r	r	r		r			r	$ \land$	$ \land$	r, d			
2	ANDCF	ORCF	XORCF	LDCF	STCF BW				ANDCF	ORCF	XORCF	LDCF	STCF		LDC	LDC
	#, r	#, r	#, r	#, r	<u> </u>				A, r	A, r	A, r	A, r	<u>BW</u> A, r		cr, r	r, cr
3	RES	SET	CHG	BIT	TSET				MINC1	MINC2	MINC4	\backslash	MDEC1	MDEC2	MDEC4	\mathbb{N}
	#, r	#, r	#, r	#, r	<u>BW</u> #, r					#, r	W			#, r	w	
4				MUL	R, r			BW				MULS	R, r			BW
								<u></u>								
5				DIV	R, r			BW				DIVS	R, r			BW
6				INC	#3, r							DEC	#3, r			
	8	1	2	3	4	5	6	7	8	1	2	3	4	5	6	7
7								scc	cc, r							<u>BW</u>
	F	LT	LE	ULE	PE/OV	M/MI	Z	С	(T)	GE	GT	UGT	PO/NOV	P/PL	NZ	NC
8				ADD	R, r							LD	R, r			
9				ADC	R, r							LD	r, R			
Α				SUB	R, r				0	1	2	LD 3	r, #3 4	5	6	7
										-	2					
В				SBC	R, r							EX	R, r			<u>BW</u>
с				AND	R, r				ADD	ADC	SUB	SBC	AND	XOR	OR	СР
				/					r, #	r, #	r, #	r, #	r, #	r, #	r, #	r, #
D				XOR	R, r							СР	r, #3			BW
									0	1	2	3	4	5	6	7
Е				OR	R, r				RLC	RRC	RL	RR	SLA	SRA	SLL	SRL
									#, r	#, r	#, r	#, r	#, r	#, r	#, r	#, r
F				СР	R, r				RLC	RRC	RL	RR	SLA	SRA	SLL	SRL
									A, r	A, r	A, r	A, r	A, r	A, r	A, r	A, r

Register specified by the 1st byte code. (Any CPU registers can be specified.)
Register specified by the 2nd byte code. (Only eight current registers can be specified.)
Operand size is a byte.
Operand size is a word.
Operand size is a long word.

r R B W L

Note : Dummy instructions are assigned to codes 1AH, 1BH, 3BH, and 3FH. Do not use them.

Appendix C Instruction Code Maps (3/4)

1st byte: src (mem)

H/L	0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
0					PUSH <u>BW</u>		RLD	RLD <u>B</u>								
					(mem)			nem)								
1	LDI	LDIR	LDD	LDDR <u>BW</u>	CPI	CPIR	CPD	CPDR <u>BW</u>		LD <u>BW</u>						
										(nn), (m)						
2				LD	R, (men	n)										
3				EX	(mem),	R		<u>BW</u>	ADD	ADC	SUB	SBC (me	AND m) ,#	XOR	OR	CP <u>BW</u>
4				MUL	R, (men	n)		<u>BW</u>				MULS	R, (mer	n)		<u>BW</u>
5				DIV	R, (men	n)		BW				DIVS	R, (mer	n)		<u>BW</u>
6				INC	#3, (me	em)		BW				DEC	#3, (m	em)		BW
ľ	8	1	2	3	4	5	6	7	8	1	2	3	4	5	6	7
7									RLC	RRC	RL	RR (m	SLA em)	SRA	SLL	SRL <u>BW</u>
8				ADD	R, (men	n)						ADD	(mem),	R		
9				ADC	R, (men	n)						ADC	(mem),	R		
A				SUB	R, (men	n)						SUB	(mem),	R		
в				SBC	R, (men	n)						SBC	(mem),	R		
с				AND	R, (men	n)						AND	(mem),	R		
D				XOR	R, (men	n)						XOR	(mem),	R		
E				OR	R, (men	n)						OR	(mem),	R		
F				СР	R, (men	n)						СР	(mem),	R		

 $\underline{B} : Operand size is a byte.$ $\underline{W} : Operand size is a word.$

Appendix C Instruction Code Maps (4/4)

1st byte: dst (mem)

H/L	0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
0	LD <u>B</u> (m), #		LD <u>W</u> (m), #		POP <u>B</u> (mem)		POP <u>W</u> (mem)									•
1					LD <u>B</u> (m), (nn)		LD <u>W</u> (m), (nn)									
2				LDA	R, mem			W	ANDCF	ORCF	XORCF A, (mer		STCF <u>B</u>			
3				LDA	R, mem			Ĺ								
4				LD	(mem),	R		B								
5				LD	(mem),	R		W								
6				LD	(mem),	R		Ĺ								
7																
8				ANDCF	#3, (me	em)		B				ORCF	#3, (men	ר)		В
	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
9					#3, (me	em)		B				LDCF	#3, (men	ו)		B
	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
А				STCF				<u>B</u>				TSET	#3, (men			B
	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
В			_	RES	#3, (me		_	<u>B</u>			_	SET	#3, (men		_	B
	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
с	•		•	CHG	#3, (me		~	<u>B</u>			•	BIT	#3, (men		~	<u>_</u> <u>B</u>
	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
D	F	LT	LE	ULE	PE/OV	N.A./N.A.I	z	JP C	cc, mem (T)	GE	GT	UGT	PO/NOV	וס/ס	NZ	NC
	r	L I	LE	ULE	FL/UV		2					001	FUNUV	F/FL	INZ	
E	F	LT	LE	ULE	PE/OV	M/MI	z	CALL C	cc, mem (T)	GE	GT	UGT	PO/NOV	P/PL	NZ	NC
F								RET	сс		yte cod	e is BOH	H.)			
	F	LT	LE	ULE	PE/OV	M/MI	z	C	(T)	GE	GT	UGT	PO/NOV	P/PL	NZ	NC

B:Operand size is a byte.W:Operand size is a word.L:Operand size is a long word.

Appendix D Differences between TLCS-90 and TLCS-900 Series

Series	TLCS-90	TLCS-900
CPU architecture	8-bit CPU	16-bit CPU
Built-in ROM/built-in RAM	8-bit data bus	16-bit data bus
Built-in I/O	8-bit data bus	<u>8-bit</u> data bus
External data bus	8-bit data bus	8-bit/16-bit data bus (can be mixed)
Program space (except devices with MMU)	64 KB	16MB (linear)
Data space	16MB (bank)	16MB (linear)
Instruction set/instruction mnemonic	TLCS-90	TLCS-90 + α α = enhancement of 16-bit multiply / divide instructions and bit operation instruction. 32-bit load/operation instructions, C compiler instructions, register bank operation instructions, etc.
Instruction code (object code)	Unique to TLCS-90	Unique to TLCS-900 (Different from TLCS-90.)
Addressing mode	TLCS-90	TLCS-90 + α α = (-Reg), (Reg +), (Reg + disp16), (Reg + Reg16), (nnn)
General-purpose register	TLCS-90	TLCS-90 + α α = Uses as 32 bits and register bank, and adds a system stack pointer.
Flag (F)	SZIHXVNC	s z "0" H "0" V N C I flag is extended to IFF2 to 0 of status register.X flag is deleted.
Reset	PC ← 0000H (SP does not change.)	PC ← (Vector base address) XSP← 100H
Built-in ROM address Built-in RAM address Built-in I/O address Direct addressing area (n)	0000H to to FFxxH FFxxH~FFFFH FF00H~FFFFH	undefined 0080H to 0000H~007FH 0000H~00FFH
Interrupt Interrupt start address	0000H + (8 × V)	Vector base address + 4 x V
Register to be saved Mask register Mask level	PC & AF IFF 0~1	PC & SR IFF2~0 0~7

Series Item	TLCS-90	TLCS-900
Instruction		
① ADD R, r (word type)	S/Z/V flags don't change.	S/Z/V flag changes.
	S/Z/V flag changes expect add 16 bit register.	
Shift of A register	RLCA RRCA RLA RRA SLAA SLAA SLAA SRLA S/Z/V flags don't change in these instruction. RLC A RRC A RL A RR A SLA A SLA A SRA A SLL A SRL A SLL A SRL A SLL A SRL A	S/Z/V flag changes.

Note: The TLCS-900 series is essentially the same as the TLCS-90 series but with a 16-bit CPU. Built-in I/Os are completely compatible with those of the TLCS-90.

However, six types of instructions used in the TLCS-90 series do not directly correspond with those used in the TLCS-900 series. Thus, when transfering programs designed for the TLCS-90 to the TLCS-900, replace them with equivalents as follows:

Instructions in TLCS-90 but not in TLCS-900	Equivalent instructions in TLCS-900
EXX	EX BC, BC' EX DE, DE' EX HL, HL'
EX AF, AF'	EX A, A' EX F, F'
PUSH AF	PUSH A PUSH F
POP AF	POP F POP A
INCX	(32-bit INC instruction)
DECX	(32-bit DEC instruction)

Some TLCS-900 series instructions, though basically the same as TLCS-90 instructions, have more functions and more specification items in their operands. They are listed below.

TLCS-90	TLCS-900
INC reg	INC imm3, reg
INC mem	INC imm3, mem
DEC reg	DEC imm3, reg
DEC mem	DEC imm3, mem
RLC reg	RLC imm, reg
RRC reg	RRC imm, reg
RL reg	RL imm, reg
RR reg	RR imm, reg
SLA reg	SLA imm, reg
SRA reg	SRA imm, reg
SLL reg	SLL imm, reg
SRL reg	SRL imm, reg