## 900, 900/L, 900/H, 900/L1, 900/H2 CPU Core Different Points

There are 5 type CPU core: $900,900 / \mathrm{L}, 900 / \mathrm{H}, 900 / \mathrm{L} 1$, and $900 / \mathrm{H} 2$ in TLCS- 900 series and they are different from following points.

Table 1 Differences between CPUs

|  |  |  |  |
| :--- | :---: | :---: | :---: | :---: |

## 1. Outline

The TLCS-900/L1 series has an original Toshiba high-performance 16-bit CPU. Combining the CPU with various I/O function blocks (such as timers, serial I/Os, ADs) creates broad possibilities in application fields.
The TLCS-900/L1 CPU, being 16 -bit CPU, has a 32 -bit/16-bit register bank configuration, therefore it is suitable as an embedded controller.
The TLCS-900/L1 CPU features are as follows :
(1) TLCS-90 extended architecture

- Upward compatibility on mnemonic and register set levels
(2) General-purpose registers
- All 8 registers usable as accumulator
(3) Register bank system
- four 32-bit register banks
(4) 16M-byte linear address space; 9 types addressing modes
(5) Dynamic bus sizing system
- Can consist 8-/16-bit external data bus together
(6) Orthogonal instruction sets
- 8-/16-/32-bit data transfer/arithmetic instructions
- 16-bit multiplication/division
$16 \times 16$ to 32 -bits (signed/unsigned)
$32 \div 16$ to 16 -bits: remainder 16 -bits (signed/unsigned)
- Bit processing including bit arithmetic
- Supporting instruction for C compiler
- Filter calculations: multiplication-addition arithmetic, modulo increment instruction
(7) High-speed processing
- Pipeline system with 4-byte instruction queue buffer
- 32-bit ALU


## 2. CPU Operating Modes

The 900/L1 has only system mode.
In system mode, there are no restrictions on using instructions or registers.
The CPU resources effective in system mode are as follows:
(1) General-purpose registers

- Four 32 -bit general-purpose registers $\times 4$ banks
- Four 32-bit general-purpose registers (including system stack pointer: XSP)
(2) Status register (SR)
(3) Program counter (PC): 32 bits
(4) Control register: parameter register for micro DMA, etc.
(5) All CPU instructions
(6) All built-in I/O registers
(7) All built-in memories


## 3. Registers

### 3.1 Register Structure ... 16-Mbyte program area/16-Mbyte data area

Figure 3.1.1 illustrates the format of registers.
Four 32-bit general-purpose registers $\times 4$ banks
$+$
Four 32-bit general-purpose registers
$+$
32-bit program counter
$+$
Status register

## Register mode changing

The <MAX> bit in status register (SR) is initialized to 1 and set to Maximum mode by resetting. The 900/L1 has only Maximum mode.

## Stack Pointer

The stack pointer (SP) is provided for only System mode (XSP). The System stack pointer (XSP) is set to 100 H by resetting.


Figure 3.1.1 Register format (16-Mbyte program area)

### 3.2 Register Details

### 3.2.1 General-purpose bank registers

In maximum mode, the following four 32 -bit general-purpose registers consisting of 4 banks can be used. The register format in a bank is shown below.

Four 32-bit registers (XWA, XBC, XDE, and XHL) are general-purpose registers and can be used as an accumulators and index registers. They can also be used as 16 -bit registers (WA, BC, DE, and HL), in which case, the lower 16 bits of the 32 -
 bit registers are assigned.

16-bit registers can be used as accumulators, index registers in index addressing mode, and displacement registers. They can also be used as two 8-bit general-purpose registers (W, A, B, C, D, E, H, and L) to function for example as accumulators.

### 3.2.2 32-bit general-purpose registers

The TLCS-900 series has four 32-bit general-purpose registers (XIX, XIY, XIZ, and XSP). The register format is shown below.

These registers can also be used as accumulators, index registers, and displacement registers. They can be used either as 16 -bit, or 8 -bit registers. Names when registers are used as 8 -bit registers are listed later.


## Stack Pointer

The XSP register is utilized for stack pointer. It is used when the interrupt is occured or CALL, RET instruction are executed. The stack pointer (XSP) is set to 100 H by resetting.

### 3.2.3 Status Register (SR)

The status register contains flags indicating the status (operating mode, register format, etc.) of the CPU and operation results. This register consists of two parts. The upper byte of the status register (bits 8 to 15) indicates the CPU status. The lower byte (bits 0 to 7 ) are referred to as the flag register (F). This indicates the status of the operation result. The TLCS-900 series has two flag registers (F and F'). They can be switched using the EX instruction.
(1) Upper Byte of Status Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYSM | IFF2 | IFF1 | IFF0 | MAX | RFP2 | RFP1 | RFP0 |

## 1. SYSM (System Mode)

Indicates the CPU operating mode, system or normal. 900/L1 has only system mode.

| 0 | Normal mode |
| :--- | :--- |
| 1 | System mode (900/L1 has only this mode.) |

2. IFF2 to IFF0 (Interrupt mask Flip-Flop2 to 0)

Mask registers with interrupt levels from 1 to 7 . Level 7 has the highest priority.
Initialized to 111 by reset.

| 000 | Enables interrupts with level 1 or higher. |
| :--- | :--- |
| 001 | Enables interrupts with level 1 or higher. |
| 010 | Enables interrupts with level 2 or higher. |
| 011 | Enables interrupts with level 3 or higher. |
| 100 | Enables interrupts with level 4 or higher. |
| 101 | Enables interrupts with level 5 or higher. |
| 110 | Enables interrupts with level 6 or higher. |
| 111 | Enables interrupts with level 7 only (non-maskable interrupt). |

Any value can be set using the EI instruction.
When an interrupt is received, the mask register sets a value higher by 1 than the interrupt level received. When an interrupt with level 7 is received, 111 is set. Unlike with the TLCS-90 series, the EI instruction becomes effective immediately after execution.
3. MAX ( MINimum/ MAXimum)

Bit used to specify the register mode which determines the sizes of the register banks and the program counter.

| 0 | Minimum mode |
| :--- | :--- |
| 1 | Maximum mode (900/L1 has only this mode.) |

Initialized to 1 (maximum mode) for $900 / \mathrm{L} 1$ by reset.
The minimum mode is not support for $900 / \mathrm{L} 1$. Therefore, do not write 0 to this bit.
4. RFP2 to RFP0 (Register File Pointer2 to 0)

Indicates the number of register file (register bank) currently being used. Initialized to 000 by reset.

The values in these registers can be operated on using the following three instructions. RFP2 is fixed to 0 in maximum mode. It remains 0 even if an attempt to change it to 1 using following instructions.

- LDF imm $\quad ; \mathrm{RFP} \leftarrow \operatorname{imm}(0$ to 3$)$
- INCF $\quad ; \mathrm{RFP} \leftarrow \mathrm{RFP}+1$
- DECF $\quad ;$ RFP $\leftarrow$ RFP - 1
(2) Flag Register, F

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| S | Z | 0 | H | 0 | V | N | C |

1. S (Sign flag)

1 is set when the operation result is negative, 0 when positive.
(The value of the most significant bit of the operation result is copied.)
2. Z (Zero flag)

1 is set when the operation result is zero, otherwise 0 .
3. H (Half carry flag)

1 is set when a carry or borrow from bit 3 to bit 4 occurs as a result of the operation, otherwise 0 . With a 32 -bit operation instruction, an undefined value is set.
4. V (Parity/over-flow flag)

Indicates either parity or overflow, depending on the operation type.
Parity ( P ): $\quad 0$ is set when the number of bits set to 1 is odd, 1 when even.
An undefined value is set with a 32 -bit operation instruction.
Overflow (V): 0 is set if no overflow, if overflow 1.
5. N (Negative)

ADD/SUB flag
0 is set after an addition instruction such as ADD is executed, 1 after a subtraction instruction such as SUB.
Used when executing the DAA (decimal addition adjust accumulator) instruction.
6. C (Carry flag)

1 is set when a carry or borrow occurs, otherwise 0 .

Read and write process of status register

| Read from bits 0 to 15 | 1.PUSH SR <br> POP $\quad$ dst |
| :--- | :--- |
| Write to bits 0 to 15 | 1. POP SR |
| Only bit 15 <br> <SYSM> | 1 is always set, because <br> 900/L1 CPU has only system mode. |
| Only bits 14 to 12 <br> [IFF2:0](IFF2:0) | 1. Elnum <br> A value of num is written. |
| Only bit 11 <br> <MAX> | The minimum mode is not support for 900/L1. <br> Therefore, do not write 0 to this bit. |
| Only bits 10 to 8 <br> [RFP2:0](RFP2:0) | 1. LDF imm <br> 2. INCF |
| Only bits 7 to 0 | 3. DECF |

### 3.2.4 Program Counter (PC)

The program counter is a pointer indicating the memory address to be executed next.
In maximum mode, the program counter consists of 32 bits. The size of the program area depends on the number of the address pins that the product has. With 24 address pins (A0 to A23), a maximum program area of 16 Mbytes can be accessed as a linear address space. In this case, the upper 8 bits of the program counter (bits 24 to 31 ) are ignored.

## PC after reset

The 900/L1 reads a value of a reset vector from a vector base address by reset and sets the value into a program counter. Then, program after the vector specified by the program counter are executed.

The vector base address is depending on products. They are given below.

| Vector Base Address | PC setting after reset |  |
| :---: | :--- | :--- |
| 0FFFF00H | PC (7:0) | $\leftarrow$ OFFFF00H |
|  | PC (15:8) | $\leftarrow$ OFFFF01H (value of address) |
|  | PC (23:16) | $\leftarrow$ OFFFF02H |

### 3.2.5 Control registers (CR)

The control registers consist of registers used to control micro DMA operation and an interrupt nesting counter. Control registers can be accessed by using the LDC instruction.

Control registers are illustrated below.

|  |  | <DMA | S0> |  |  |  | micro DMA source |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | <DMA | S1> |  |  |  |  |
|  |  | <DMA | S2> |  |  |  | register |
|  |  | <DMA | S3> |  |  |  |  |
|  |  | <DMA | D0> |  |  |  | micro DMA destination register |
|  |  | <DMA | D1> |  |  |  |  |
|  |  | <DMA | D2> |  |  |  |  |
|  |  | <DMA | D3> |  |  |  |  |
| $\triangle$ | DMAMO |  |  | (DMA | C0) |  | micro DMA mode/counter register |
|  | DMAM1 |  |  | (DMA | C1) |  |  |
|  | DMAM2 |  |  | (DMA | C2) |  |  |
| $\square$ | DMAM3 |  |  | (DMA | C3) |  |  |

( ) : Word register name (16 bits)
< > : Long word register name (32 bits)
Interrupt Nesting
For micro DMA, refer to Chapter 4 TLCS-900/L1 LSI Devices.

### 3.3 Register Bank Switching

Register banks are classified into the following three types.
Current bank registers
Previous bank registers
Absolute bank registers
The current bank is indicated by the register file pointer, $<\mathrm{RFP}>$, (status register bits 8 to 10 ). The registers in the current bank are used as general-purpose registers, as described in the previous section. By changing the contents of the $\langle\mathrm{RFP}\rangle$, another register bank becomes the current register bank.

The previous bank is indicated by the value obtained by subtracting 1 from the $<\mathrm{RFP}>$. For example, if the current bank is bank 3 , bank 2 is the previous bank. The names of registers in the previous bank are indicated with a dash (WA', BC', DE', HL'). The EX instruction (EX A,A') is used to switch between current and previous banks.

All bank registers, including the current and previous ones, have a numerical value (absolute bank number) to indicate the bank. With a register name which includes a numerical value such as RW0, RA0, etc., all bank registers can be used. These registers (that is, all registers) are called absolute bank registers.

The TLCS-900 series CPU is designed to perform optimally when the current bank registers are operated as the working registers. In other words, if the CPU uses other bank registers, its performance degrades somewhat. In order to obtain maximum CPU efficiency, the TLCS-900 series has a function which easily switches register banks.

The bank switching function provides the following advantages:

- Optimum CPU operating efficiency
- Reduced programming size (Object codes)
- Higher response speed and reduced programming size when used as a context switch for an interrupt service routine.

Bank switching is performed by the instructions listed below.

| LDF imm | $:$ Sets the contents of the immediate value in $<\mathrm{RFP}>$. imm: 0 to 3 |
| :--- | :--- |
| INCF | $:$ Increments $<\mathrm{RFP}>$ by 1. |
| DECF | $:$ Decrements $<\mathrm{RFP}>$ by 1. |

The immediate values used by the LDF instruction are from 0 to 3 . If a carry or borrow occurs when the INCF or DECF instruction is executed, it is ignored. The value of the $<$ RFP $>$ rotates. For example, if the INCF instruction is executed with bank 3, the result is bank 0 . If the DECF instruction is executed with bank 0 , the result is bank 3. Note that careless execution of the INCF or DECF instruction may destroy the contents of the register bank.

- Example of Register Bank Usage

The TLCS-900 series registers are formatted in banks. Banks can be used for processing objectives or interrupt levels. Two examples are given below.
<Example 1> When assigning register banks to interrupt processing routines.
Register bank $0=$ Used for the main program and interrupt processing other than that shown below.
Register bank $1=$ Used for processing INT0 .
Register bank $2=$ Used for processing timer 0 .
Register bank $3=$ Used for processing timer 1.
For example, if a timer 1 interrupt occurs during main program execution, processing jumps to a subroutine as follows. PUSH/POP processing for the register is unnecessary.

LDF 3 ; Sets register bank to 3.
:

RETI ; Returns to previous status including $<\mathrm{RFP}>$.
<Example 2> When assigning register banks to their appropriate interrupt level nesting.


Note 1: In the above example, when interrupt nesting exceeds the number of register banks (4), the <RFP> becomes 000 and the contents of register bank 0 are destroyed.

Note 2: The INCF instruction is used to execute $<$ RFP $>\leftarrow<$ RFP $>+1$.

### 3.4 Accessing General-purpose Registers

The register access code is formatted in a varied code length on byte basis. The current bank registers can be accessed by the shortest code length. All general-purpose registers can be accessed by an instruction code which is 1 byte longer. General-purpose registers are as follows.

1. General-purpose registers in current bank

| QW | $(\mathrm{Q}$ | $\mathrm{WA})$ | QA | $\langle\mathrm{X}$ | $\mathrm{WA}\rangle$ | W | $(\mathrm{W}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| A$)$ | A |  |  |  |  |  |  |
| QB | $(\mathrm{Q}$ | $\mathrm{BC})$ | QC | $\langle\mathrm{X}$ | $\mathrm{BC}\rangle$ | B | $(\mathrm{B}$ |
| $\mathrm{C})$ | C |  |  |  |  |  |  |
| QD | $(\mathrm{Q}$ | $\mathrm{DE})$ | QE | $\langle\mathrm{X}$ | $\mathrm{DE}\rangle$ | D | $(\mathrm{D}$ |
| QH | $\mathrm{E})$ | E |  |  |  |  |  |
| Q | $\mathrm{HL})$ | QL | $\langle\mathrm{X}$ | $\mathrm{HL}\rangle$ | H | $(\mathrm{H}$ | $\mathrm{L})$ |

( ) : Word register name (16 bits)
< > : Long word register name (32 bits)
2. General-purpose registers in previous bank

| QW' | (Q ' WA') | QA' | <X ' WA' > | W' | (W' A') | A' |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| QB' | (Q ' $\mathrm{BC}^{\prime}$ ) | QC' | <X ' $\mathrm{BC}^{\prime}$ > | B' | (B' C') | C' |
| QD' | (Q ' $\mathrm{DE}^{\prime}$ ) | QE' | <X' DE' > | D' | ( $\mathrm{D}^{\prime}$ ' E') | E' |
| QH' | (Q ' $\mathrm{HL}^{\prime}$ ) | QL' | <X ' $\mathrm{HL}^{\prime}$ > | $\mathrm{H}^{\prime}$ | ( $\mathrm{H}^{\prime}$ ' L' $)$ | L' |

3. 32-bit general-purpose registers

| QIXH | (Q ' IX | ) | QIXL | <X: $1 \times$ > | IXH | ( 1 ' X | IXL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| QIYH | (Q I IY | ) | QIYL | <X 1 IY > | IYH | ( 1 ; Y | IYL |
| QIZH | (Q: IZ | ) | QIZL | <X: Z \gg | IZH | ( 1 ; Z ) | IZL |
| QSPH | (Q ' SP | ) | QSPL | <X ' SP > | SPH | (S; P) | SPL |

4. Absolute bank registers

| QW0 | (QWA: 0) | QA0 | [XWA:0](XWA:0) | RW0 | (RWA:0) | RA0 | Bank0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| QB0 | (QBC : 0) | QC0 | [XBC:0](XBC:0) | RB0 | (RBC : 0) | RC0 |  |
| QD0 | (QDE '0) | QE0 | <XDE :0> | RD0 | (RDE ${ }^{\text {(R) }}$ | RE0 |  |
| QH0 | (QHL '0) | QL0 | <XHL '0> | RH0 | (RHL '0) | RL0 |  |
| QW1 | (QWA:1) | QA1 | <XWA 1 1> | RW1 | (RWA : 1) | RA1 | Bank1 |
| QB1 | (QBC ; 1) | QC1 | [XBC:1](XBC:1) | RB1 | (RBC :1) | RC1 |  |
| QD1 | (QDE 1) | QE1 | <XDE 1> | RD1 | (RDE 1) | RE1 |  |
| QH1 | (QHL '1) | QL1 | <XHL : $1>$ | RH1 | (RHL 1) | RL1 |  |
| QW2 | (QWA:2) | QA2 | [XWA:2](XWA:2) | RW2 | (RWA '2) | RA2 | Bank2 |
| QB2 | (QBC ; 2) | QC2 | <XBC :2> | RB2 | (RBC :2) | RC2 |  |
| QD2 | (QDE ' 2) | QE2 | <XDE ${ }^{\text {a }}$-2> | RD2 | (RDE 12) | RE2 |  |
| QH2 | (QHL '2) | QL2 | <XHL '2> | RH2 | (RHL ' 2) | RL2 |  |
| QW3 | (QWA:3) | QA3 | [XWA:3](XWA:3) | RW3 | (RWA '3) | RA3 | Bank3 |
| QB3 | (QBC; 3) | QC3 | [XBC:3](XBC:3) | RB3 | (RBC ; 3) | RC3 |  |
| QD3 | (QDE ; 3) | QE3 | <XDE $3>$ | RD3 | (RDE 3) | RE3 |  |
| QH3 | (QHL '3) | QL3 | <XHL '3> | RH3 | (RHL '3) | RL3 |  |

( ) : Word register name (16 bits)
< > : Long word register name (32 bits)

## 4. Addressing Modes

The TLCS-900/L1 series has nine addressing modes. These are combined with most instructions to improve CPU processing capabilities.

TLCS-900/L1 series addressing modes are listed below. They cover the entire TLCS-90 addressing modes.

| No. | Addressing mode | Description |
| :---: | :--- | :--- |
| 1. | Register | reg8 <br> reg16 <br> reg32 |
| 2. | Immediate | n8 <br> n16 <br> n32 |
| 3. | Register indirect | (reg) |
| 4. | Register indirect <br> pre-decrement | $($ reg $)$ |
| 5. | Register indirect <br> post-increment | (reg+) |
| 6. | Index | (reg + d8) <br> (reg + d16) |
| 7. | Register index | (reg + reg8) <br> (reg + reg16) |
| 8. | Absolute <br> (Direct addressing mode) | (n8) <br> (n16) <br> (n24) |
| 9. | Relative | (PC $+\mathrm{d} 8)$ <br> (PC $+\mathrm{d} 16)$ |

reg 8: All 8-bit registers such as W, A, B, C, D, E, H, L, etc.
reg 16: All 16 -bit registers such as WA, BC, DE, HL, IX, IY, IZ, SP, etc.
reg 32: All 32-bit registers such as XWA, WBC, XDE, XHL, XIX, XIY, XIZ, XSP, etc.
reg: All 32-bit registers such as XWA, WBC, XDE, XHL, XIX, XIY, XIZ, XSP, etc.
d8: 8-bit displacement ( -80 H to +7 FH )
d16: 16-bit displacement ( -8000 H to +7 FFFH )
n8: 8-bit constant ( 00 H to FFH)
n16: 16-bit constant ( 0000 H to FFFFH)
n32: 32 -bit constant ( 00000000 H to FFFFFFFFH)
Note 1: Relative addressing mode can only be used with the following instructions:
LDAR, JR, JRL, DJNZ, and CALR
(1) Register Addressing Mode

In this mode, the operand is the specified register.
Example: LD HL, IX

| CPU |
| :---: |
| 1 2 3 |
| IX |
| 1 2 3 4 |

The IX register contents, 1234 H , are loaded to the HL register.
(2) Immediate Addressing Mode

In this mode, the operand is in the instruction code.
Example: LD HL, 5678H


The immediate data, 5678 H , is loaded to the HL register.
(3) Register Indirect Addressing Mode

In this mode, the operand is the memory address specified by the contents of the register.
Example 1: LD, HL, (XIX)


Memory data, 2233 H , at address 345678 H is loaded to the HL register.

Example 2: LD HL, (XBC)


If a bank register (XWA, XBC, XDE, or XHL) is used for addressing, the values of bits 0 to 23 are output to the address bus.
(4) Register Indirect Pre-decrement Addressing Mode

In this mode, the contents of the register is decremented by the pre-decrement values. In this case, the operand is the memory address specified by the decremented register.

Example 1: LD HL, (-XIX)


The pre-decrement values are as follows:
When the size of the operand is one byte ( 8 bits ): -1
When the size of the operand is one word (16 bits): -2
When the size of the operand is one long word (32 bits): -4

Example 2: LD XIX, (-XBC)

(5) Register Indirect Post-increment Addressing Mode

In this mode, the operand is the memory address specified by the contents of the register. After the operation, the contents of the register are incremented by the size of the operand.

Example 1: LD HL, (XIX+)


Example 2: LD A, (XBC+)

(6) Index Addressing Mode

In this mode, the operand is the memory address obtained by adding the contents of the specified register to the 8 - or 16 -bit displacement value in the instruction code.

Example 1: LD HL, (XIX + 13H)


Example 2: LD HL, (XBC - 1000H)


The displacement values range from -8000 H to +7 FFFH .
(7) Register Index Addressing Mode

In this mode, the operand is the memory address obtained by adding the contents of the register specified as the base to the register specified as the 8 - or 16 -bit displacement.

Example 1: LD HL, (XIX + A)


Example 2: LD HL, (XBC + DE)

(8) Absolute Addressing Mode

In this mode, the operand is the memory address specified by 1 to 3 bytes in the instruction code. Addresses 000000 H to 0000 FFH can be specified by 1 byte. Addresses 000000 H to 00FFFFH can be specified by 2 bytes. Addresses 000000 H to FFFFFFH can be specified by 3 bytes.

In this mode, addressing to 256 -byte area ( 0 H to FFH ) which can be specified by 1 byte is called the direct addressing mode. In the direct addressing mode, a program memory area and execution time can be cut down.

Example 1: LD HL, (80H)


Example 2: LD HL, (1234H)


Example 3: LD HL, (56789AH)

(9) Relative Addressing Mode

In this mode, the operand is the memory address obtained by adding the 8 - or 16 -bit displacement value to the address where the instruction code being executed is located.
In this mode, only the following five instructions can be used.
LDAR $\quad$ R, $\$+4+\mathrm{d} 16$
JR cc, $\$+2+\mathrm{d} 8$
JRL cc, $\$+3+\mathrm{d} 16$
CALR $\quad \$+3+\mathrm{d} 16$
DJNZ r, $\$+3+\mathrm{d} 8 \quad$ (\$: start address of instruction code)
In calculating the displacement object code value, the adjustment value ( +2 to +4 ) depends on the instruction type.

Example 1: JR 2034H


In the above example, the displacement object code value is:

$$
2034 \mathrm{H}-(2000 \mathrm{H}+2)=32 \mathrm{H} .
$$

## 5. Instructions

In addition to its various addressing modes, the TLCS-900/L1 series also has a powerful instruction set. The basic instructions are classified into the following nine groups:

- Load instructions (8/16/32 bits)
- Exchange instructions (8/16 bits)
- Block transfer \& Block search instructions (8/16 bits)
- Arithmetic operation instructions (8/16/32 bits)
- Logical operation instructions (8/16/32 bits)
- Bit operation instructions (1 bit)
- Special operations, CPU control instructions
- Rotate and Shift instructions (8/16/32 bits)
- Jump, Call, and Return instructions

Table 5.1 lists the basic instructions of the TLCS-900/L1 series. For details of instructions, see Appendix A; for the instruction list, Appendix B; for the instruction code map, Appendix C; and for the differences between the TLCS-90 and TLCS-900/L1 series, Appendix D.

Table 5.1 TLCS-900/L1 Series basic instructions

| LD | dst, src | Load dst $\leftarrow$ src |
| :---: | :---: | :---: |
| PUSH | src | Push src data to stack. |
|  |  | SP $\leftarrow$ SP - size: $(\mathrm{SP}) \leftarrow$ src |
| POP | dst | Pop data from stack to dst. dst $\leftarrow(\mathrm{SP}): \mathrm{SP} \leftarrow \mathrm{SP}+$ size |
| LDA | dst, src | Load address: set src effective address in dst. |
| LDAR | dst, PC + dd | Load address relative: <br> set program counter relative address value in dst. dst $\leftarrow \mathrm{PC}+\mathrm{dd}$ |
| EX | dst1, dst2 | Exchange dst1 and dst2 data. |
| MIRR | dst | Mirror-invert dst bit pattern. |
| LDI |  | Load increment |
| LDIR |  | Load increment repeat |
| LDD |  | Load decrement |
| LDDR |  | Load decrement repeat |
| CPI |  | Compare increment |
| CPIR |  | Compare increment repeat |
| CPD |  | Compare decrement |
| CPDR |  | Compare decrement repeat |
| ADD | dst, src | Add $\quad$ dst $\leftarrow$ dst + src |
| ADC | dst, src | Add with carry $\quad$ dst $\leftarrow$ ¢ dst + src +CY |
| SUB | dst, src | Subtract dst $\leftarrow$ dst - src |
| SBC | dst, src | Subtract with carry dst $\leftarrow$ dst - src - CY |
| CP | dst, src | Compare dst - src |
| AND | dst, src | And dst $\leftarrow$ dst AND src |
| OR | dst, src | Or dst $\leftarrow$ dst OR src |
| XOR | dst, src | Exclusive-or dst $\leftarrow$ dst $\quad$ XOR src |
| INC | imm, dst | Increment $\quad$ dst $\leftarrow$ dst + imm |
| DEC | imm, dst | Decrement dst $\leftarrow$ dst - imm |
| MUL | dst, src | Multiply unsigned dst $\leftarrow$ dst (low) $\times$ src |
| MULS | dst, src | Multiply signed dst $\leftarrow$ dst (low) $\times$ src |
| DIV | dst, src | Divide unsigned dst (low) $\leftarrow$ dst $\div$ src dst (high) $\leftarrow$ remainder $\vee$ flag set due to division by 0 or overflow. |
| DIVS | dst, src | Divide signed <br> dst (low) $\leftarrow$ dst $\div$ src <br> dst (high) $\leftarrow$ remainder: sign is same as that of dividend. <br> V flag set due to division by 0 or overflow. |


| MULA | dst | Multiply and add | $\frac{\mathrm{dst}}{32 \text { bit }} \leftarrow \underline{\mathrm{dst}}+(\underline{(\mathrm{XDE})}) \times(\underline{(\underline{H L}-})$ |
| :---: | :---: | :---: | :---: |
| MINC1 | num, dst | Modulo increment 1 |  |
| MINC2 | num, dst | Modulo increment 2 |  |
| MINC4 | num, dst | Modulo increment 4 |  |
| MDEC1 | num, dst | Modulo decrement 1 |  |
| MDEC2 | num, dst | Modulo decrement 2 |  |
| MDEC4 | num, dst | Modulo decrement 4 |  |
| NEG | dst | Negate dst $\leftarrow 0$ - dst | (Twos complement) |
| CPL | dst | Complement $\quad$ dst $\leftarrow$ not dst | (Ones complement) |
| EXTZ | dst | Extend zero: set upper data of | dst to 0. |
| EXTS | dst | Extend signed: copy the MSB | f the lower data of dst to upper data. |
| DAA | dst | Decimal adjustment accumul |  |
| PAA | dst | Pointer adjustment accumulat when dst is odd, increment ds if dst $(0)=1$ then $d s t$ | by 1 to make it even. $\mathrm{dst}+1$ |
| LDCF | bit, src | Load carry flag: copy src<bit> | value to $C$ flag. |
| STCF | bit, dst | Store carry flag: copy C flag valun | ue to dst<bit>. |
| ANDCF | bit, src | And carry flag: and src<bit> value and C flag, | hen load the result to C flag. |
| ORCF | bit, src | Or carry flag: or src<bit> and | flag, then load result to $C$ flag. |
| XORCF | bit, src | Exclusive-or carry flag: exclusive-or src<bit> value and | C flag, then load result to $C$ flag. |
| RCF |  | Reset carry flag: reset C flag to |  |
| SCF |  | Set carry flag: set C flag to 1. |  |
| CCF |  | Complement carry flag: invert | flag value. |
| ZCF |  | Zero flag to carry flag: copy in | erted value of $Z$ flag to $C$ flag. |
| BIT | bit, src | Bit test: Z flag $\leftarrow$ not src<bit> |  |
| RES | bit, dst | Bit reset |  |
| SET | bit, dst | Bit set |  |
| CHG | bit, dst | Bit change dst<bit> $\leftarrow$ no | dst<bit> |
| TSET | bit, dst | Bit test and set: <br> Z flag $\leftarrow$ not dst<bit> <br> dst<bit> $\leftarrow 1$ |  |


| BS1F | A, dst | Bit search 1 forward: search dst for the first bit set to 1 starting from the LSB, then set the bit number in the A register. |
| :---: | :---: | :---: |
| BS1B | A,dst | Bit search 1 backward: search dst for the first bit set to 1 starting fom the MSB, then set the bit number in the A register. |
| NOP |  | No operation |
| El | imm | Enable interrupt. IFF $\leftarrow$ imm |
| DI |  | Disable maskable interrupt. $\quad$ IFF $\leftarrow 7$ |
| PUSH | SR | Push status registers. |
| POP | SR | Pop status registers. |
| SWI | imm | Software interrupt |
|  |  | PUSH PC\&SR: JP $8000 \mathrm{H}+10 \mathrm{H} \times \mathrm{imm}$ |
| HALT |  | Halt CPU. |
| LDC | CTRL-REG, reg | Load control: copy the register contents to control register of CPU. |
| LDC | reg, CTRL-REG | Load control: copy the control register contents to register. |
| LDX | dst, src | Load extract. dst $\leftarrow$ src |
| LINK | reg, dd | Link: generate stack frame. |
|  |  | PUSH reg |
|  |  | LD reg, XSP |
|  |  | ADD XSP, dd |
| UNLK | reg | Unlink: delete stack frame. |
|  |  | LD XSP, reg |
|  |  | POP reg |
| LDF | imm | Load register file pointer: |
| INCF |  | Increment register file pointer: |
|  |  | move to new register bank. $\quad$ RFP $\leftarrow$ RFP +1 |
| DECF |  | Decrement register file pointer: return to previous register bank. RFP $\leftarrow$ RFP - 1 |
| SCC | cc, dst | Set dst with condition codes. <br> if cc $\quad$ then dst $\leftarrow 1$ <br> else dst $\leftarrow 0$. |
|  |  |  |
|  |  |  |



Table 5.2 Instruction list

| BWL | LD | reg, reg | BWL | INC | imm3, reg | --- | NOP |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BWL | LD | reg, imm |  | DEC | imm3, mem.B/W |  |  |  |
| BWL | LD | reg, mem |  |  |  |  |  |  |
| BWL | LD | mem, reg |  |  |  | --- | El | [imm3] |
| BW- | LD | mem, imm |  |  |  | --- | DI |  |
| BW- | LD | ( nn ), mem | BW- | MUL | reg, reg | -W- | *PUSH | SR |
| BW- | LD | mem, (nn) |  | *MULS | reg, imm | -W- | *POP | SR |
|  |  |  |  | DIV | reg, mem | --- | SWI | [imm3] |
|  |  |  |  | *DIVS |  | -- | HALT |  |
| BWL <br> BW- <br> BW- | PUSH | reg/F |  |  |  | BWL | *LDC | CTRL - R, reg |
|  | PUSH | imm | -W- | *MULA | reg | BWL | *LDC | reg, CTRL - R |
|  | PUSH | mem |  |  |  | B-- | *LDX | ( n ) n |
|  |  |  | -W- | *MINC1 | imm, reg |  |  |  |
| BWL | POP | reg/F | -W- | *MINC2 | imm, reg | --L | *LINK | reg, dd |
| BW- | POP | mem | -W- | *MINC4 | imm, reg | --L | *UNLK | reg |
|  |  |  | -W- | *MDEC1 | imm, reg | --- | *LDF | imm3 |
|  |  |  | -W- | *MDEC2 | imm, reg | --- | *INCF |  |
| $\begin{aligned} & -W L \\ & -W L \end{aligned}$ | LDA LDAR | reg, mem reg, PC+dd | -W- | *MDEC4 | imm, reg | --- | *DECF |  |
|  |  |  |  |  |  | BW- | *SCC | cc, reg |
|  |  |  | BW- | NEG | reg |  |  |  |
|  |  |  | BW- | CPL | reg | BWL | RLC | imm, reg |
|  |  |  | -WL | *EXTZ | reg |  | RRC | A, reg |
| B-- | EX | F, F' | -WL | *EXTS | reg |  | RL | mem. B/W |
| BW- | EX | reg, reg | B-- | DAA | reg |  | RR |  |
| BW- | EX | mem, reg | -WL | *PAA | reg |  | SLA |  |
|  |  |  |  |  |  |  | SRA |  |
|  |  |  |  |  |  |  | SLL |  |
| -W- | *MIRR | reg | BW- | *LDCF | imm, reg |  | SRL |  |
|  |  |  |  | *STCF | A, reg |  |  |  |
|  |  |  |  | *ANDCF | imm, mem.B | B-- | RLD | [A,] mem |
|  |  |  |  | *ORCF | A, mem.B | B-- | RRD | [A,] mem |
| BW- <br> BW- | LDI |  |  | *XORCF |  |  |  |  |
| BW-BW- | LDIR |  |  |  |  |  |  |  |
|  | LDD |  | --- | RCF |  | --- | JR | [cc, ] PC + d |
| BW- | LDDR |  | --- | SCF |  | --- | JRL | [cc,] PC + dd |
|  |  |  | --- | CCF |  | --- | JP | [cc,] mem |
|  |  |  | --- | *ZCF |  | --- | CALR | $\mathrm{PC}+\mathrm{dd}$ |
| BW- <br> BW- <br> BW- <br> BW- | CPI |  |  |  |  | --- | CALL | [cc,] mem |
|  | CPIR |  | BW- |  | imm, reg |  |  |  |
|  | CPD |  |  | RES | imm, mem.B | BW- | DJNZ | [reg], PC + d |
|  | CPDR |  |  | SET |  |  |  |  |
|  |  |  |  | *CHG |  | --- | RET | [cc] |
|  |  |  |  | TSET |  | --- | *RETD | dd |
| BWL | ADD | reg, reg |  |  |  | --- | RETI |  |
|  | ADC | reg, imm | -W- | *BS1F | A, reg |  |  |  |
|  | SUB | reg, mem |  | *BS1B |  |  |  |  |
|  | SBC | mem, reg |  |  |  |  |  |  |
|  | CP | mem, imm.B/W |  |  |  |  |  |  |
|  | AND |  |  |  |  |  |  |  |
|  | OR |  |  |  |  |  |  |  |
|  | XOR |  |  |  |  |  |  |  |

* : Indicates instruction added to the TLCS-90 series.
[] : Indicates can be omitted.


## 6. Data Formats

The TLCS-900/L1 series can handle 1/4/8/16/32-bit data.
(1) Register Data Format
<Data image>

1 bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



| Byte | MSB | LSB | MSB | LSB | MSB | LSB |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | MSB | LSB |  |  |  |


| Word | MSB | LSB |
| :--- | :--- | :--- |
|  | MSB | LSB |



Note 1: To access the parts indicated by $\square$, the instruction code is one byte longer than when accessing the other parts.
(2) Memory Data Format


Note 2: There are no restrictions on the location of word or long word data in memory. They can be located from even or odd numbered address.

Note 3: When the PUSH instruction is used to save data to the stack area, the stack pointer is decremented, then the data is saved.

Example: PUSH HL; XSP $\leftarrow \mathrm{XSP}-2$

$$
(\mathrm{XSP}) \leftarrow \mathrm{L}
$$

$$
(\mathrm{XSP}+1) \leftarrow \mathrm{H}
$$

This is the same in register indirect pre-decrement mode. The order is reversed in the TLCS-90 series: data is saved first, then the stack pointer is decremented.

Example: PUSH HL; $\quad(\mathrm{XSP}-1) \leftarrow \mathrm{H}$

$$
(\mathrm{XSP}-2) \leftarrow \mathrm{L}
$$

$$
\mathrm{XSP} \leftarrow \mathrm{XSP}-2
$$

(3) Dynamic Bus Sizing

The TLCS-900/L1 series can switch between 8- and 16 -bit data buses dynamically during each bus cycle. This is called dynamic bus sizing. The function enables external memory extension using both 8 - and 16 -bit data bus memories. Products with a built-in chip select/wait controller can control external data bus size for each address area.

Table 6.1 Dynamic Bus Sizing

| Operand data size | Operand start address | Data size at memory side | CPU address | CPU data |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | D15 to D8 | D7 to D0 |
| 8 bits | $\begin{aligned} & 2 \mathrm{n}+0 \\ & \text { (even) } \\ & \hline \end{aligned}$ | 8 bits | $2 \mathrm{n}+0$ | XXXXX | b7 to b0 |
|  |  | 16 bits | $2 \mathrm{n}+0$ | xxxxx | b7 to b0 |
|  | $\begin{array}{r} 2 n+1 \\ \text { (odd) } \\ \hline \end{array}$ | 8 bits | $2 \mathrm{n}+1$ | xxxxx | b7 to b0 |
|  |  | 16 bits | $2 \mathrm{n}+1$ | b7 to b0 | xxxxx |
| 16 bits | $2 n+0$ <br> (even) | 8 bits | $\begin{aligned} & 2 n+0 \\ & 2 n+1 \\ & \hline \end{aligned}$ | $\begin{aligned} & x x x x x \\ & x x x x x \end{aligned}$ | $\begin{aligned} & \text { b7 to b0 } \\ & \text { b15 to b8 } \\ & \hline \end{aligned}$ |
|  |  | 16 bits | $2 \mathrm{n}+0$ | b15 to b8 | b7 to b0 |
|  | $\begin{gathered} 2 n+1 \\ (\text { odd }) \end{gathered}$ | 8 bits | $\begin{aligned} & 2 n+1 \\ & 2 n+2 \\ & \hline \end{aligned}$ | xxxxx <br> XXXXX | $\begin{aligned} & \text { b7 to b0 } \\ & \text { b15 to b8 } \end{aligned}$ |
|  |  | 16 bits | $\begin{aligned} & 2 n+1 \\ & 2 n+2 \\ & \hline \end{aligned}$ | b7 to b0 xxxxx | $\begin{gathered} \text { xxxx } \\ \text { b15 to b8 } \\ \hline \end{gathered}$ |
| 32 bits | $2 n+0$ <br> (even) | 8 bits | $\begin{aligned} & 2 n+0 \\ & 2 n+1 \\ & 2 n+2 \\ & 2 n+3 \\ & \hline \end{aligned}$ | xxxxx <br> XXXXX <br> xxxxx <br> xxxxx | b7 to b0 b15 to b8 b23 to b16 b31 to b24 |
|  |  | 16 bits | $\begin{aligned} & 2 n+0 \\ & 2 n+2 \\ & \hline \end{aligned}$ | b15 to b8 b31 to b24 | $\begin{gathered} \text { b7 to b0 } \\ \text { b23 to b16 } \end{gathered}$ |
|  | $\begin{gathered} 2 n+1 \\ (\text { odd }) \end{gathered}$ | 8 bits | $\begin{aligned} & 2 n+1 \\ & 2 n+2 \\ & 2 n+3 \\ & 2 n+4 \\ & \hline \end{aligned}$ | xxxxx <br> XXXXX <br> XXXXX <br> XXXXX | b7 to b0 b15 to b8 b23 to b16 b31 to b24 |
|  |  | 16 bits | $\begin{aligned} & 2 n+1 \\ & 2 n+2 \\ & 2 n+4 \\ & \hline \end{aligned}$ | $\begin{gathered} \text { b7 to b0 } \\ \text { b23 to b16 } \\ \text { xxxx } \end{gathered}$ | $\begin{gathered} \text { xxxxx } \\ \text { b15 to b8 } \\ \text { b31 to b24 } \end{gathered}$ |

xxxxx: During read, indicates the data input to the bus are ignored. During write, indicates the bus is at high impedance and the write strobe signal is non-active.
(4) Internal Data Bus Format

With the TLCS-900/L1 series, the CPU and the internal memory (built-in ROM or RAM) are connected via a 16 -bit internal data bus. The internal memory operates with 0 wait. The CPU and the built-in I/Os are connected using an 8-bit internal data bus. This is because the built-in I/O access speed has little influence on the overall system operation speed.

Overall system operation speed depends largely on the speed of program memory access.

## 7. Basic Timings

The TLCS-900/L1 series runs the following basic timings.

- Read cycle
- Write cycle
- Dummy cycle
- Interrupt receive timing
- Reset

Figure 7.1 to Figure 7.8 show the basic timings.


Note: $\overline{H W R}$ and $\overline{W R}$ timing depends on product.
Figure 7.1 0 Wait Read/Write cycle


Note: $\overline{H W R}$ and $\overline{W R}$ timing depends on product.
Figure 7.2 1 Wait Read/Write cycle


Note: $\overline{H W R}$ and $\overline{W R}$ timing depends on product.
Figure 7.3 1 Wait + n Read/Write cycle $(\mathrm{n}=0)$


Note: $\overline{H W R}$ and $\overline{W R}$ timing depends on product.
Figure 7.4 1 Wait + n Read/Write cycle $(\mathrm{n}=1)$


Note: $\overline{H W R}$ and $\overline{\mathrm{WR}}$ timing depends on product.
Figure 7.52 Wait Read/Write cycle


Figure 7.6 1-state dummy cycle


Note : This timing chart is a theoretical example. In practice, due to the operation of the bus interface unit in the CPU, external bus and internal interrupt receive timings do not correspond one to one.
$\overline{\mathrm{HWR}}$ and $\overline{\mathrm{WR}}$ timings depend on product.

Figure 7.7 Interrupt receive timing


Figure 7.8 Reset timings (internal ROM operation: e.g. TMP91CW12)

## Appendix A: Details of Instructions

- Instruction List

1. Load
LD PUSH POP LDA LDAR
2. Exchange

EX MIRR
3. Load Increment/Decrement \& Compare Increment/Decrement
LDI LDIR LDD LDDR CPI CPIR CPD CPDR
4. Arithmetic operations

| ADD | ADC | SUB | SBC | CP | INC | DE | NEG |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| EXTZ | EXTS | DAA | PAA | MUL | MULS | DIV | DIVS |
| MULA | MINC | MDEC |  |  |  |  |  |

5. Logical operations
AND OR XOR CPL
6. Bit operations

| LDCF | STCF | ANDCF | ORCF | XORCF | RCF | SCF | CCF |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ZCF | BIT | RES | SET | CHG | TSET | BS1 |  |

7. Special operations and CPU control
NOP EI DI PUSH-SR POP-SR SWI HALT LDC
LDX LINK UNLK LDF INCF DECF SCC
8. Rotate and shift

RLC RRC RL RR SLA SRA SLL SRL RLD RRD
9. Jump, call, and return

JP JR JRL CALL CALR DJNZ RET RETD RETI

- Explanations of symbols used in this document

| dst src num condition | Destination: destination of data transfer or operation result load. <br> Source: source of data transfer or operation data read. <br> Number: numerical value. <br> Condition: based on flag status. |
| :---: | :---: |
| R | Eight general-purpose registers including 8/16/32-bit current bank registers. |
| $\begin{array}{r} r \\ \text { r16 } \\ \text { r32 } \end{array}$ |  |
| cr | All 8/16/32-bit CPU control registers DMAS0 to 3, DMAD0 to 3, DMAC0 to 3, DMAM0 to 3, INTNEST |
| A | A register (8 bits) |
| F | Flag registers (8 bits) |
| F' | Inverse flag registers (8 bits) |
| SR | Status registers (16 bits) |
| PC | Program counter (in minimum mode, 16 bits; in maximum mode, 32 bits) |
| (mem) mem | 8/16/32-bit memory data Effective address value |
| <W> | When the operand size is a word, W must be specified. |
| [ ] | Operands enclosed in square brackets can be omitted. |
| \# | 8/16/32-bit immediate data. |
| \#3 | 3-bit immediate data : 0 to 7 or 1 to $8 \ldots$ for abbreviated codes. |
| \#4 | 4-bit immediate data : 0 to 15 or 1 to 16 |
| d8 | 8-bit displacement $:-80 \mathrm{H}$ to +7 FH |
| d16 | 16-bit displacement $:-8000 \mathrm{H}$ to +7 FFFFH |
| cc | Condition code |
| CY | Carry flag |
| Z | Zero flag |
| (\#8) | Direct addressing: (00H) to (0FFH) ... 256-byte area |
| (\#16) | 64K-byte area addressing: $(0000 \mathrm{H})$ to (0FFFFH) |
| (-r32 ) | Pre-decrement addressing |
| (r32+ ) | Post-increment addressing |
| \$ | Start address of instruction |

- Explanations of symbols in object codes



| cc | Condition cod |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Code | Symbol | Description | Conditional expression |
|  | $\begin{aligned} & 0000 \\ & 1000 \end{aligned}$ | $\begin{array}{r} F \\ \text { (none) } \end{array}$ | always False always True | - |
|  | $\begin{aligned} & 0110 \\ & 1110 \end{aligned}$ | $\begin{array}{r} \mathrm{Z} \\ \mathrm{NZ} \\ \hline \end{array}$ | Zero <br> Not Zero | $\begin{aligned} & Z=1 \\ & Z=0 \end{aligned}$ |
|  | $\begin{aligned} & 0111 \\ & 1111 \end{aligned}$ | $\begin{array}{r} \mathrm{C} \\ \mathrm{NC} \end{array}$ | Carry <br> Not Carry | $\begin{aligned} & C=1 \\ & C=0 \end{aligned}$ |
|  | $\begin{aligned} & 1101 \\ & 0101 \end{aligned}$ | PL or $P$ <br> MI or M | PLus <br> MInus | $\begin{aligned} & S=0 \\ & S=1 \end{aligned}$ |
|  | $\begin{aligned} & 1110 \\ & 0110 \end{aligned}$ | $\begin{aligned} & \mathrm{NE} \\ & \mathrm{EQ} \\ & \hline \end{aligned}$ | Not Equal EQual | $\begin{aligned} & Z=0 \\ & Z=1 \end{aligned}$ |
|  | $\begin{aligned} & 0100 \\ & 1100 \end{aligned}$ | $\begin{array}{r} \mathrm{OV} \\ \mathrm{NOV} \end{array}$ | OVerflow No OVerflow | $\begin{aligned} & \mathrm{P} / \mathrm{V}=1 \\ & \mathrm{P} / \mathrm{V}=0 \\ & \hline \end{aligned}$ |
|  | $\begin{aligned} & 0100 \\ & 1100 \end{aligned}$ | $\begin{aligned} & \mathrm{PE} \\ & \mathrm{PO} \\ & \hline \end{aligned}$ | Parity is Even Parity is Odd | $\begin{aligned} & \mathrm{P} / \mathrm{V}=1 \\ & \mathrm{P} / \mathrm{V}=0 \end{aligned}$ |
|  | $\begin{aligned} & 1001 \\ & 0001 \\ & \hline \end{aligned}$ | $\begin{gathered} \hline \text { GE } \\ \text { LT } \\ \hline \end{gathered}$ | Greater than or Equal (signed) Less Than (signed) | $\begin{aligned} & (\mathrm{S} \text { xor } \mathrm{P} / \mathrm{V})=0 \\ & (\mathrm{~S} \text { xor } \mathrm{P} / \mathrm{V})=1 \end{aligned}$ |
|  | $\begin{aligned} & 1010 \\ & 0010 \end{aligned}$ | $\begin{aligned} & \text { GT } \\ & \text { LE } \end{aligned}$ | Greater Than (signed) <br> Less than or Equal (signed) | $\begin{aligned} & {[Z \text { or }(S \text { xor } P / V)]=0} \\ & {[Z \text { or }(S \text { xor } P / V)]=1} \end{aligned}$ |
|  | $\begin{aligned} & 1111 \\ & 0111 \end{aligned}$ | UGE <br> ULT | Unsigned Greater than or Equal Unsigned Less Than | $\begin{aligned} & C=0 \\ & C=1 \end{aligned}$ |
|  | $\begin{aligned} & 1011 \\ & 0011 \end{aligned}$ | $\begin{aligned} & \text { UGT } \\ & \text { ULE } \end{aligned}$ | Unsigned Greater Than Unsigned Less than or Equal | $\begin{aligned} & (C \text { or } Z)=0 \\ & (C \text { or } Z)=1 \end{aligned}$ |

- Register map "r" (MAX mode)

|  | +3 |  | +2 |  | +1 |  | +0 | Bank 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00H | QW0 | (QWA '0) | QA0 | [XWA:0](XWA:0) | RW0 | (RWA '0) | RA0 |  |
| 04H | QB0 | (QBC; 0 ) | QC0 | [XBC:0](XBC:0) | RB0 | (RBC : 0 ) | RC0 |  |
| 08H | QD0 | (QDE '0) | QE0 | [XDE:0](XDE:0) | RD0 | (RDE 0) | RE0 |  |
| 0 CH | QH0 | (QHL ${ }^{\text {, }} 0$ ) | QL0 | [XHL:0](XHL:0) | RH0 | (RHL ${ }^{\text {(R) }} 0$ | RLO |  |
| 10H | QW1 | (QWA '1) | QA1 | [XWA:1](XWA:1) | RW1 | (RWA '1) | RA1 |  |
| 14H | QB1 | (QBC :1) | QC1 | [XBC:1](XBC:1) | RB1 | (RBC ; 1) | RC1 |  |
| 18H | QD1 | (QDE ; 1) | QE1 | [XDE:1](XDE:1) | RD1 | (RDE 1) | RE1 | Bank 1 |
| 1 CH | QH1 | (QHL '1) | QL1 | <XHL 1> | RH1 | (RHL 1) | RL1 | - |
| 20 H | QW2 | (QWA ' 2 ) | QA2 | <XWA ${ }^{\text {, 2> }}$ | RW2 | (RWA ' 2 ) | RA2 |  |
| 24 H | QB2 | (QBC '2) | QC2 | <XBC : $2>$ | RB2 | (RBC '2) | RC2 |  |
| 28H | QD2 | (QDE '2) | QE2 | <XDE :2> | RD2 | (RDE :2) | RE2 | Bank 2 |
| 2 CH | QH2 | (QHL ' 2 ) | QL2 | <XHL ${ }^{\text {2 }}$ 2> | RH2 | (RHL ; 2) | RL2 | - |
| 30 H | QW3 | (QWA ' 3 ) | QA3 | <XWA!3> | RW3 | (RWA ' 3) | RA3 |  |
| 34 H | QB3 | (QBC '3) | QC3 | <XBC '3> | RB3 | (RBC '3) | RC3 | Bank 3 |
| 38 H | QD3 | (QDE '3) | QE3 | <XDE :3> | RD3 | (RDE '3) | RE3 |  |
| 3 CH | QH3 | (QHL 13) | QL3 | <XHL 13> | RH3 | (RHL 3 ) | RL3 | - |



| EOH | QW | (Q 'WA ) | QA | <X :WA > | W |  | ' A ) | A |  | Current bank |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E4H | QB | (Q:BC) | QC | <X:BC> | B | (B) | ' C$)$ | C |  |  |
| E8H | QD | (Q ' DE ) | QE | <X 'DE > | D |  | 'E) | E |  |  |
| ECH | QH | (Q 'HL ) | QL | <X ' HL > | H | (H) | 'L) | L |  |  |


| FOH | QIXH | (Q 'IX) | QIXL | <X 'IX> | IXH | ( 1 ' $X$ ) | IXL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F4H | QIYH | (Q i IY) | QIYL | <X:IY> | IYH | ( 1 ; Y) | IYL |
| F8H | QIZH | (Q ' IZ) | QIZL | <X 'IZ> | IZH | ( 1 ' Z ${ }^{\text {( }}$ | IZL |
| FCH | QSPH | (Q ' SP) | QSPL | <X 'SP> | SPH | $(\mathrm{S}, \mathrm{P})$ | SPL |

( ): Word register name (16 bits)
< >: Long word register name (32 bits)

- Control register map cr



## ADC dst, src <br> <Add with Carry>

Operation: $\quad$ dst $\leftarrow$ dst + src +CY

Description: Adds the contents of dst, src, and carry flag, and transfers the result to dst.

Details:

|  | Size |  | Mnemonic |  | Code |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | ADC | R, r | $1 \quad 1$ | z $\quad$ z | 1 | 1 r , |
|  |  |  |  |  | $1,0,0,1,0$ |  |  | ${ }_{1} \mathrm{R}$, |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | ADC | r, \# | 1 \| 1 | z \| z | 1 | 1 r 1 |
|  |  |  |  |  | $1,1,0,0,11,0,10,1$ |  |  |  |
|  |  |  |  |  | \#<7:0> |  |  |  |
|  |  |  |  |  | \#<15:8> |  |  |  |
|  |  |  |  |  | \#<23:16> |  |  |  |
|  |  |  |  |  | \#<31:24> |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | ADC | R, (mem) | 1 m | $z \quad$ z | m | $m, m, m$ |
|  |  |  |  |  | 1, $0,0,1,0$ |  |  | ${ }_{\perp} \mathrm{R}$ |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | ADC | (mem), R | 1 m | z , z | m | $m, m, m$ |
|  |  |  |  |  | $1,0,0,1,1$ |  |  | ${ }_{\perp} \mathrm{R}$ |
| $\bigcirc$ | $\bigcirc$ | $\times$ | ADC<W> | (mem), \# | 1 m | 0 | m | , m \\| m ım |
|  |  |  |  |  | 0 , 0 , 1 , $1,11,0$ |  |  |  |
|  |  |  |  |  | \#<7:0> |  |  |  |
|  |  |  |  |  | \#<15:8> |  |  |  |


$\mathrm{S}=\mathrm{MSB}$ value of the result is set.
$\mathrm{Z}=1$ is set if the result is 0 , otherwise 0 .
$\mathrm{H}=1$ is set if a carry from bit 3 to bit 4 occurs as a result of the operation; otherwise, 0 . If the operand is 32 -bit, an undefined value is set.
$\mathrm{V}=1$ is set if an overflow occurs as a result of the operation; otherwise, 0 .
$\mathrm{N}=$ Cleared to zero.
$\mathrm{C}=1$ is set if a carry occurs from the MSB, otherwise 0 .

Execution example: ADC HL,IX
When the HL register $=2000 \mathrm{H}$, the IX register $=3456 \mathrm{H}$, and the carry flag $=1$, execution sets the HL register to 5457 H .


## ADD $\underset{\text { <Add> }}{\text { dst, src }}$

Operation: $\quad \mathrm{dst} \leftarrow \mathrm{dst}+\mathrm{src}$

Description: Adds the contents of dst to those of src and transfers the result to dst.

Details:

|  |  |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | ADD | R, r | 1 | 1 | z | z | 1 |  | r |  |
|  |  |  |  |  | 1 | 0 | 0 | 0 | 0 |  | R |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | ADD | r, \# | 1 | 1 | z | z | 1 |  | $r$ |  |
|  |  |  |  |  | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
|  |  |  |  |  | \#<7:0> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<15:8> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<23:16> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<31:24> |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | ADD | R, (mem) | 1 | m | Z | z | m | m | m | m |
|  |  |  |  |  | 1 | 0 | 0 | 0 | 0 |  | R |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | ADD | (mem), R | 1 | m | z | z | m | m | m | m |
|  |  |  |  |  | 1 | 0 | 0 | 0 | 1 |  | R |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | ADD<W> | (mem), \# | 1 | m | 0 | z | m | m | m | m |
|  |  |  |  |  | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
|  |  |  |  |  | \#<7:0> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<15:8> |  |  |  |  |  |  |  |


$\mathrm{S}=\mathrm{MSB}$ value of the result is set.
$\mathrm{Z}=1$ is set if the result is 0 , otherwise 0 .
$\mathrm{H}=1$ is set if a carry from bit 3 to bit 4 occurs as a result of the operation, otherwise 0 . If the operand is 32 -bit, an undefined value is set.
$\mathrm{V}=1$ is set if an overflow occurs as a result of the operation, otherwise 0 .
$\mathrm{N}=$ Cleared to zero.
$\mathrm{C}=1$ is set if a carry occurs from the MSB, otherwise 0 .

Execution example: ADD HL,IX
When the HL register $=2000 \mathrm{H}$ and the IX register $=3456 \mathrm{H}$, execution sets the HL register to 5456 H .


## AND dst, src <br> <And>

Operation: $\quad$ dst $\leftarrow$ dst AND src

Description: Ands the contents of dst and src, then transfers the result to dst.

| (Truth table) |
| :--- |
| A |
| 0 |

Details:


Flags: \begin{tabular}{c}
\multicolumn{4}{c}{ S } \& Z \& \multicolumn{1}{c}{ H } \& \multicolumn{1}{c}{ V } \& N \& C <br>
\hline

 

\hline$*$ \& $*$ \& 1 \& $*$ \& 0 \& 0 <br>
\hline
\end{tabular}

$\mathrm{S}=\mathrm{MSB}$ value of the result is set.
$\mathrm{Z}=1$ is set if the result is 0 , otherwise 0 .
$\mathrm{H}=1$ is set.
$\mathrm{V}=1$ is set if a parity of the result is even, 0 if odd. If the operand is 32 bits, an undefined value is set.
$\mathrm{N}=$ Cleared to zero.
$\mathrm{C}=$ Cleared to zero.

Execution example: AND HL,IX
When the HL register $=7350 \mathrm{H}$ and the IX register $=3456 \mathrm{H}$, execution sets the HL register to 3050 H .
$0111001101010000 \leftarrow$ HL register (before execution)
AND) $0011 \quad 0100 \quad 0101 \quad 0110 \leftarrow$ IX register (before execution) $0011000001010000 \leftarrow$ HL register (after execution)

## ANDCF num, src

<And Carry Flag>

Operation: $\quad \mathrm{CY} \leftarrow$ CY AND src<num>

Description: Ands the contents of the carry flag and bit num of src, and transfers the result to the carry flag.

Details:

|  | Size |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ |  |  | ANDCF | \#4, r | 1 | 1 | 0 | Z | 1 |  | $r$ |  |
|  |  |  | 0 | 0 |  |  | 1 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 0 | 0 |  |  | 0 | 0 |  | \# | 4 |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | ANDCF | A, r | 1 | 1 | 0 | z | 1 |  | $r$ |  |
|  |  |  |  |  | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| $\bigcirc$ | $\times$ | $\times$ | ANDCF | \#3, (mem) | 1 | m | 1 | 1 | m | m | m | m |
|  |  |  |  |  | 1 | 0 | 0 | 0 | 0 |  | \#3 |  |
| $\bigcirc$ | $\times$ | $\times$ | ANDCF | A, (mem) | 1 | m | 1 | 1 | m | m | m | m |
|  |  |  |  |  | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |

Notes: When bit num is specified by the A register, the value of the lower 4 bits of the $A$ register is used as bit num. When the operand is a byte and the value of the lower 4 bits of bit num is from 8 to 15 , the result is undefined.

Flags:

| S | Z | H | V | N | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | * |

$\mathrm{S}=$ No change
$\mathrm{Z}=$ No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
$\mathrm{C}=$ The value obtained by anding the contents of the carry flag and the bit num of src is set.

Execution example: ANDCF 6,(100H)
When the contents of memory address $100=01000000 \mathrm{~B}$ (binary) and the carry flag $=1$, execution sets the carry flag to 1 .


## BIT num, src <Bit test>

Operation: $\quad \mathrm{Z}$ flag $\leftarrow$ inverted value of src<num $>$

Description: Transfers the inverted value of the bit num of src to the Z flag.

Details:

|  | Size |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | BIT | \#4, r | 1 | 1 | 0 | z | 1 |  | $r$ |  |
|  |  |  |  |  | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
|  |  |  |  |  | 0 | 0 | 0 | 0 |  | \# | 4 |  |
| $\bigcirc$ | $\times$ | $\times$ | BIT | \#3, (mem) | 1 | m | 1 | 1 | m | m | m | m |
|  |  |  |  |  | 1 |  | 0 | 0 | 1 |  | \#3 |  |


$S=$ An undefined value is set.
$\mathrm{Z}=$ The inverted value of src <num> is set.
$\mathrm{H}=1$ is set.
$\mathrm{V}=\mathrm{An}$ undefined value is set.
$\mathrm{N}=$ Reset to 0 .
C = No change

Execution example: BIT 5, (100H)
When the contents of memory address $100=00100000 \mathrm{~B}$ (binary), execution sets the Z flag to 0 .


## BS1B dst, src <br> <Bit Search 1 Backward>

Operation: $\quad$ dst $\leftarrow$ src backward searched value

Description: Searches the src bit pattern backward (from MSB to LSB) for the first bit set to 1 and transfers the bit number to dst.

Details:

| Byte | Size |  | Mnemonic |  | Code |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Word | Long word |  |  |  |  |
| $\times$ | $\bigcirc$ | $\times$ | BS1B | A, r | $1,1,0,1,1$ | 1 r 1 |
|  |  |  |  |  | $0,0,0,0,1$ | , 1, 1 |

Note: $\quad$ dst in the operand must be the A register; src must be the register in words. If no bit set to 1 is found in the searched bit pattern, sets the A register to an undefined value and the V flag to 1.

$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=$ No change
$\mathrm{V}=1$ is set if the contents of src are all 0 s (no bit is set to 1 ), otherwise 0 .
$\mathrm{N}=$ No change
C = No change

Execution example: BS1B A,IX
When the IX register $=1200 \mathrm{H}$, execution sets the A register to 0 CH .


## BS1F dst, src

<Bit Search 1 Forward>

Operation: $\quad$ dst $\leftarrow$ src forward searched result

Description: Searches the src bit pattern forward (from LSB to MSB) for the first bit set to 1 and transfers the bit number to dst.

Details:

| Byte | Size |  | Mnemonic |  | Code |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Word | Long word |  |  |  |  |
| $\times$ | $\bigcirc$ | $\times$ | BS1F | A, r | $1,1,0,1,1$ | 1 r \| |
|  |  |  |  |  | $0,0,0,0,1$ | 11,0 |

Note: dst in the operand must be the A register; src must be a register in words. If no bit set to 1 is found in the searched bit pattern, sets the A register to an undefined value and the V flag to 1.

$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=$ No change
$\mathrm{V}=1$ is set if the contents of src are all 0 s (no bit is set to 1 ), otherwise 0 .
$\mathrm{N}=$ No change
C = No change

Execution example: BS1F A,IX
When the IX register $=1200 \mathrm{H}$, execution sets the A register to 09H.


## CALL condition, dst <br> <Call subroutine>

Operation: If cc is true, then XSP $\leftarrow \mathrm{XSP}-4,(\mathrm{XSP}) \leftarrow 32$-bit $\mathrm{PC}, \mathrm{PC} \leftarrow$ dst.

Description: If the operand condition is true, saves the contents of the program counter to the stack area and jumps to the program address specified by dst.

Details:


Flags: $\quad \begin{array}{llllll}\mathrm{S} & \mathrm{Z} & \mathrm{H} & \mathrm{V} & \mathrm{N} & \mathrm{C}\end{array}$

| - | - | - | - | - | - |
| :--- | :--- | :--- | :--- | :--- | :--- |

$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C = No change

Execution example: CALL 9000H
When the stack pointer XSP is 100 H , executing this instruction at memory address 8000 H writes the return address 8003 H (long word data) to memory address 0 FCH , sets the stack pointer XSP to 0 FCH , and jumps to address 9000 H .

## CALR dst

<Call Relative>

Operation: $\quad \mathrm{XSP} \leftarrow \mathrm{XSP}-4,(\mathrm{XSP}) \leftarrow 32$-bit $\mathrm{PC}, \mathrm{PC} \leftarrow$ dst.

Description: Saves the contents of the program counter to the stack area and makes a relative jump to the program address specified by dst.

Details:

| Mnemonic | Code |
| :---: | :---: |
| CALR \$ + 3 + d16 | $0,0,0,1,1,1,1,0$ |
|  | d<7:0> |
|  | d<15:8> |


$\mathrm{S}=$ No change
Z $=$ No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C = No change

## CCF

<Complement Carry Flag>

Operation: $\quad \mathrm{CY} \leftarrow$ inverted value of CY
Description: Inverts the contents of the carry flag.

Details:

Mnemonic
Code

CCF
$0,0,10,1,10,10,1,10$

Flags:

$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=\mathrm{An}$ undefined value is set.
$\mathrm{V}=\mathrm{No}$ change
$\mathrm{N}=$ Reset to 0 .
$\mathrm{C}=$ Inverted value of itself is set.

Execution example: When the carry flag $=0$, executing CCF sets the carry flag to 1 ; executing CCF again sets the carry flag to 0 .


## CHG num, dst <br> <Change>

Operation: $\quad$ dst<num $>\leftarrow$ Inverted value of dst<num $>$

Description: Inverts the value of bit num of dst.

Details:

|  | Size |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | CHG | \#4, r | 1 | 1 | 0 | z | 1 |  | $r$ |  |
|  |  |  |  |  | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
|  |  |  |  |  | 0 | 0 | 0 | 0 |  | \# | 4 |  |
| $\bigcirc$ | $\times$ | $\times$ | CHG | \#3, (mem) | 1 | m | 1 | 1 | m | m | m | m |
|  |  |  |  |  | 1 | 1 | 0 | 0 | 0 |  | \#3 |  |

Flags: $\quad \mathrm{S} \quad \mathrm{Z} \quad \mathrm{H} \quad \mathrm{V} \quad \mathrm{N} \quad \mathrm{C}$

| - | - | - | - | - | - |
| :--- | :--- | :--- | :--- | :--- | :--- |

$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C = No change

Execution example: CHG 5, (100H)
When the contents of memory address $100=00100111 \mathrm{~B}$ (binary), execution sets the contents to 00000111B (binary).

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address 100 (before execution) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |  |
| $\downarrow$ Inverted |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | Address 100 (after execution) |

## CP src1, src2 <br> <Compare>

Operation: $\quad \operatorname{src} 1-\operatorname{src} 2$

Description: Compares the contents of src1 with those of src2 and indicates the results in flag register F.

Details:

|  |  |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | CP | R, r | 1 | 1 | z | z | 1 |  | $r$ |  |
|  |  |  |  |  | 1 | 1 | 1 | 1 | 0 |  | R |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | CP | r, \#3 | 1 | 1 | 0 | z | 1 |  | $r$ |  |
|  |  |  |  |  | 1 | 1 | 0 | 1 | 1 |  | \#3 |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | CP | r, \# | 1 | 1 | z | z | 1 |  | $r$ |  |
|  |  |  |  |  | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
|  |  |  |  |  | \#<7:0> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<15:8> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<23:16> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<31:24> |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | CP | R, (mem) | 1 | m | z | z | m | m | m | m |
|  |  |  |  |  | 1 | 1 | 1 | 1 | 0 |  | R |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | CP | (mem), R | 1 | m | z | z | m | m | m | m |
|  |  |  |  |  | 1 | 1 | 1 | 1 | 1 |  | R |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | CP <W > | (mem), \# | 1 | m | 0 | z | m | m | m | m |
|  |  |  |  |  | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  |  |  | \#<7:0> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<15:8> |  |  |  |  |  |  |  |

Note: $\quad \# 3$ in operands indicates from 0 to 7.

$\mathrm{S}=\mathrm{MSB}$ value of the result is set.
$\mathrm{Z}=1$ is set if the result is 0 , otherwise 0 .
$\mathrm{H}=1$ is set if a borrow from bit 3 to bit 4 occurs as a result of the operation, otherwise 0 .
If the operand is 32 bits, an undefined value is set.
$\mathrm{V}=1$ is set if an overflow occurs as a result of the operation, otherwise 0 .
$\mathrm{N}=1$ is set.
$\mathrm{C}=1$ is set if a borrow occurs from the MSB bit as a result of the operation, otherwise 0 .

Execution example: CP HL,IX
When the HL register $=1234 \mathrm{H}$ and the IX register $=1234 \mathrm{H}$, execution sets the Z and N flags to 1 and clears the $\mathrm{S}, \mathrm{H}, \mathrm{V}$, and C flags to zero.


## CPD src1, src2

## <Compare Decrement>

Operation: $\quad \operatorname{src} 1-\operatorname{src} 2, \mathrm{BC} \leftarrow \mathrm{BC}-1$

Description: Compares the contents of src1 with those of src2, then decrements the contents of the BC register by 1 . src1 must be the A or WA register. src2 must be in post-decrement register indirect addressing mode.

Details:

| Byte | Size Word | Long word | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | CPD | [A/WA, (R-)] |  | 0 | 0 | z | 0 |  | R |  |
|  |  |  |  |  | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |

Note: Omitting operands in square brackets [ ] specifies A,(XHL-).

| Flags: |  |  |  |  | S | Z | H | V | N | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ${ }^{*} *$ |  |  |  |  |  |  |  |  |  |
|  | $*$ |  |  |  |  |  |  |  |  |  |
|  | $*$ |  |  |  |  |  |  |  |  |  |

$\mathrm{S}=\mathrm{MSB}$ value of the result of $\mathrm{src} 1-\mathrm{src} 2$ is set.
$\mathrm{Z}=1$ is set if the result of $\operatorname{src} 1-\operatorname{src} 2$ is 0 , otherwise 0 .
$\mathrm{H}=1$ is set if a borrow from bit 3 to bit 4 occurs as a result of $\operatorname{src} 1-\operatorname{src} 2$, otherwise 0 .
$\mathrm{V}=0$ is set if the BC register value is 0 after execution, otherwise 1 .
$\mathrm{N}=1$ is set.
C = No change

Execution example: CPD A, (XIX-)
When the XIX register $=00123456 \mathrm{H}$ and the BC register $=0200 \mathrm{H}$, execution compares the contents of the A register with those of memory address 123456 H , then sets the XIX register to 00123455 H , the BC register to 01 FFH .

## CPDR src1, src2

<Compare Decrement Repeat>

Operation: $\quad \operatorname{src} 1-\operatorname{src} 2, \mathrm{BC} \leftarrow \mathrm{BC}-1$, Repeat until $\operatorname{src} 1=\operatorname{src} 2$ or $\mathrm{BC}=0$

Description: Compares the contents of src1 with those of src2. Then decrements the contents of the BC register by 1 . Repeats until $\operatorname{src} 1=\operatorname{src} 2$ or $\mathrm{BC}=0$. src1 must be the A or WA register. src2 must be in post-decrement register indirect addressing mode.

Details:

| Byte | Size <br> Word |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Long word |  |  |  |  |  |  |  |  |  |  |
| - | - | $\times$ | CPDR | [A/WA, (R-)] | 1 | 0 | 0 | z | 0 |  | R |  |
|  |  |  |  |  | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |

Note: Omitting operands in square brackets [ ] specifies A,(XHL-).

| Flags: | S |  |  |  | Z | H | V | N | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $*$ $*$ $*$ $*$ 1  |  |  |  |  |  |  |  |  |

$\mathrm{S}=\mathrm{MSB}$ value of the result of $\mathrm{src} 1-\mathrm{src} 2$ is set.
$\mathrm{Z}=1$ is set if the result of $\operatorname{src} 1-\operatorname{src} 2$ is 0 , otherwise 0 .
$\mathrm{H}=1$ is set if a borrow from bit 3 to bit 4 occurs as a result of $\operatorname{src} 1-\operatorname{src} 2$, otherwise 0 .
$\mathrm{V}=0$ is set if the BC register value is 0 after execution, otherwise 1 .
$\mathrm{N}=1$ is set.
$\mathrm{C}=$ No change

Execution example: CPDR A,(XIX-)
Under the following conditions, execution reads the contents of memory addresses $123456 \mathrm{H}, 123455 \mathrm{H}$, and 123454 H . The instruction ends with condition $\mathrm{BC}=0$ and sets the XIX register to 00123453 H and the BC register to 0000 H .
Conditions: A register $=55 \mathrm{H}$
XIX register $=00123456 \mathrm{H}$
BC register $=0003 \mathrm{H}$
Memory address $123456 \mathrm{H}=11 \mathrm{H}$
Memory address $123455 \mathrm{H}=22 \mathrm{H}$
Memory address $123454 \mathrm{H}=33 \mathrm{H}$

## CPI src1, src2

## <Compare Increment>

Operation: $\quad \operatorname{src} 1-\operatorname{src} 2, \mathrm{BC} \leftarrow \mathrm{BC}-1$

Description: Compares the contents of src1 with those of src2, then decrements the contents of the BC register by 1 . src1 must be the A or WA register. src 2 must be in postincrement register indirect addressing mode.

Details:

| Byte | Size <br> Word |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | CPI | [A/WA, (R+)] |  | 0 | 0 | z | 0 |  | R |  |
|  |  |  |  |  | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |

Note: $\quad$ Omitting operands enclosed in square brackets [ ] specifies A,(XHL+).

Flags: | S |  |  |  | Z | H | V | N |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | C |  |  |  |  |  |  |
|  | $*$ | $*$ | $*$ | $*$ | 1 | - |  |

$\mathrm{S}=\mathrm{MSB}$ value of the result of $\mathrm{src} 1-\mathrm{src} 2$ is set.
$\mathrm{Z}=1$ is set if the result of $\operatorname{src} 1-\operatorname{src} 2$ is 0 , otherwise 0 .
$\mathrm{H}=1$ is set if a borrow from bit 3 to bit 4 occurs as a result of $\operatorname{src} 1-\operatorname{src} 2$, otherwise 0 .
$\mathrm{V}=0$ is set if the BC register value is 0 after execution, otherwise 1 .
$\mathrm{N}=1$ is set.
$\mathrm{C}=$ No change

Execution example: CPI A, (XIX+)
When the XIX register $=00123456 \mathrm{H}$ and the BC register $=0200 \mathrm{H}$, execution compares the contents of the A register with those of memory address 123456 H , and sets the XIX register to 00123457 H and the BC register to 01FFH.

## CPIR src1, src2

<Compare Increment Repeat>

Operation: $\quad \operatorname{src} 1-\operatorname{src} 2, \mathrm{BC} \leftarrow \mathrm{BC}-1$, repeat until $\operatorname{src} 1=\operatorname{src} 2$ or $\mathrm{BC}=0$

Description: Compares the contents of src1 with those of src2. Then decrements the contents of the BC register by 1 . Repeats until $\operatorname{src} 1=\operatorname{src} 2$ or $\mathrm{BC}=0$. src1 must be the A or WA register. src2 must be in post-increment register indirect addressing mode.

Details:

| Byte | Size Word | Long word | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | CPIR | [A/WA, (R+)] | 1 | 0 | 0 | $z$ | 0 |  | R |  |
|  |  |  |  |  | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |

Note: Omitting operands in square brackets [ ] specifies A,(XHL+).

| Flags: | S |  |  |  | Z | H | V | N | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $*$ $*$ $*$ $*$ 1  |  |  |  |  |  |  |  |  |

$\mathrm{S}=\mathrm{MSB}$ value of the result of $\mathrm{src} 1-\mathrm{src} 2$ is set.
$\mathrm{Z}=1$ is set if the result of $\operatorname{src} 1-\operatorname{src} 2$ is 0 , otherwise 0 .
$\mathrm{H}=1$ is set if a borrow from bit 3 to bit 4 occurs as a result of $\operatorname{src} 1-\operatorname{src} 2$, otherwise 0 .
$\mathrm{V}=0$ is set if the BC register value is 0 after execution, otherwise 1 .
$\mathrm{N}=1$ is set.
$\mathrm{C}=$ No change

Execution example: CPIR A, (XIX+)
Under the following conditions, execution reads memory addresses $123456 \mathrm{H}, 123457 \mathrm{H}$, and 123458 H . The instruction ends with condition $\operatorname{src} 1=\operatorname{src} 2$, sets the XIX register to 00123459 H and the BC register to 01FDH.
Conditions: A register $=33 \mathrm{H}$
XIX register $=00123456$
HBC register $=0200 \mathrm{H}$
Memory address $123456 \mathrm{H}=11 \mathrm{H}$
Memory address $123457 \mathrm{H}=22 \mathrm{H}$
Memory address $123458 \mathrm{H}=33 \mathrm{H}$

## CPL dst

<Complement>

Operation: $\quad \mathrm{dst} \leftarrow$ Ones complement of dst

Description: Transfers the value of ones complement (inverted bit of $0 / 1$ ) of dst to dst.

Details:

| Byte | Size <br> Word | Long word | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | CPL | r | 1 | 1 | 0 | z | 1 |  | r |  |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |


$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=1$ is set.
$\mathrm{V}=$ No change
$\mathrm{N}=1$ is set.
C = No change

Execution example: CPL WA
When the WA register $=1234 \mathrm{H}$, execution sets the WA register to EDCBH.

| 0001 | 0010 | 0011 | 0100 |
| :--- | :--- | :--- | :--- | WA register (before execution)

## DAA dst

<Decimal Adjust Accumulator>

Operation: $\quad \mathrm{dst} \leftarrow$ decimal adjustment of dst

Description: Decimal adjusts the contents of dst depending on the states of the $\mathrm{C}, \mathrm{H}$, and N flags. Used to adjust the execution result of the add or subtract instruction as binary-coded decimal (BCD).

Details:


| Operation | N flag before <br> DAA <br> instruction execution | C flag before <br> DAA <br> instruction execution | Upper 4 bits of dst | H flag before <br> DAA <br> instruction execution | Lower 4 bits of dst | Added value | C flag after DAA instruction execution |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADD | 0 | 0 | 0 to 9 | 0 | 0 to 9 | 00 | 0 |
|  | 0 | 0 | 0 to 8 | 0 | A to F | 06 | 0 |
|  | 0 | 0 | 0 to 9 | 1 | 0 to 3 | 06 | 0 |
|  | 0 | 0 | A to F | 0 | 0 to 9 | 60 | 1 |
| ADC | 0 | 0 | 9 to $F$ | 0 | A to F | 66 | 1 |
|  | 0 | 0 | A to F | 1 | 0 to 3 | 66 | 1 |
|  | 0 | 1 | 0 to 2 | 0 | 0 to 9 | 60 | 1 |
|  | 0 | 1 | 0 to 2 | 0 | A to F | 66 | 1 |
|  | 0 | 1 | 0 to 3 | 1 | 0 to 3 | 66 | 1 |
| SUB | 1 | 0 | 0 to 9 | 0 | 0 to 9 | 00 | 0 |
| SBC | 1 | 0 | 0 to 8 | 1 | 6 to F | FA | 0 |
| NEG | 1 | 1 | 7 to F | 0 | 0 to 9 | A0 | 1 |
|  | 1 |  | 6 to F | 1 | 6 to F | 9A | 1 |

Note: Decimal adjustment cannot be performed for the INC or DEC instruction. This is because the C flag does not change.

$\mathrm{S}=\mathrm{MSB}$ value of the result is set.
$\mathrm{Z}=1$ is set if the result is 0 , otherwise 0 .
$\mathrm{H}=1$ is set if a carry from bit 3 to bit 4 occurs as a result of the operation, otherwise 0 .
$\mathrm{V}=1$ is set if the parity (number of 1 s ) of the result is even, otherwise 0 .
$\mathrm{N}=$ No change
$\mathrm{C}=1$ is set if a carry occurs from the MSB as a result of the operation or a carry was 1 before operation, otherwise 0 .

Execution example: ADD A,B
DAA A
When the A register $=59 \mathrm{H}$ and the B register $=13 \mathrm{H}$, execution sets the A register to 72 H .

## DEC num, dst <br> <Decrement>

Operation: $\quad$ dst $\leftarrow$ dst - num

Description: Decrements dst by the contents of num and transfers the result to dst.

Details:

|  | Size |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | DEC | \#3, r | 1 | 1 | z | z | 1 |  | $r$ |  |
|  |  |  |  |  | 0 | 1 | 1 | 0 | 1 |  | \#3 |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | DEC<W> | \#3, (mem) | 1 | m | 0 | z | m | m | m | m |
|  |  |  |  |  | 0 | 1 | 1 | 0 | 1 |  | \#3 |  |

Note: $\quad \# 3$ in operands indicates from 1 to 8 ; object codes correspond from 1 to 7,0 .

$\mathrm{S}=\mathrm{MSB}$ value of the result is set.
$\mathrm{Z}=1$ is set if the result is 0 , otherwise 0 .
$H=1$ is set if a borrow from bit 3 to bit 4 occurs as a result of the operation, otherwise 0 .
$\mathrm{V}=1$ is set if an overflow occurs as a result of the operation, otherwise 0 .
$\mathrm{N}=1$ is set.
$\mathrm{C}=$ No change

Note: With the DEC \#3, r instruction, if the operand is a word or a long word, no flags change.

Execution example: DEC 4, HL
When the HL register $=5678 \mathrm{H}$, execution sets the HL register to 5674 H .

## DECF

<Decrement Register File Pointer>

Operation: $\quad \mathrm{RFP}<2: 0>\leftarrow \mathrm{RFP}<2: 0>-1$

Description: Decrements the contents of register file pointer RFP $<2: 0>$ in the status register by 1. RFP2 is fixed to 0 .

Details:


| Flags: | S |  |  |  |  |  |  |  | Z | H | V | N | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  - - - - - |  |  |  |  |  |  |  |  |  |  |  |  |

$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C = No change

Execution example: DECF
When the contents of $\mathrm{RFP}<2: 0>=2$, execution sets the contents of RFP<2:0> to 1 .

## DI

<Disable Interrupt>

Operation: $\quad$ IFF $<2: 0>\leftarrow 7$

Description: Sets the contents of the interrupt enable flag (IFF) $<2: 0>$ in status register to 7 . After execution, only non-maskable interrupts (interrupt level 7) can be received.

Details:

Mnemonic Code

DI

| 0, | 0 | 0 | 0 | 0 | 1 | 1 | 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |

Flags: $\quad$| S | Z | H | V | N | C |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |

| - | - | - | - | - | - |
| :--- | :--- | :--- | :--- | :--- | :--- |

$\mathrm{S}=$ No change
$\mathrm{Z}=$ No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
$\mathrm{C}=$ No change

## DIV dst, src <br> <Divide>

Operation: $\quad$ dst<lower half $>\leftarrow$ dst $\div$ src, dst<upper half $>\leftarrow$ remainder (unsigned)

Description: Divides unsigned the contents of dst by those of src and transfers the quotient to the lower half of dst, the remainder to the upper half of dst.

Details:

|  |  |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | DIV | RR, r | 1 | 1 | 0 | z | 1 |  | $r$ |  |
|  |  |  |  |  | 0 | 1 | 0 | 1 | 0 |  | R |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | DIV | rr, \# | 1 | 1 | 0 | z | 1 |  | $r$ |  |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
|  |  |  |  |  | \#<7:0> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<15:8> |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | DIV | RR, (mem) | 1 | m | 0 | z | m | m | m | m |
|  |  |  |  |  | 0 | 1 | 0 | 1 | 0 |  | R |  |

Note 1: $\quad$ For RR, see the following page.

Note 2: When the operation is in bytes, dst (lower byte) $\leftarrow \mathrm{dst}$ (word) $\div \operatorname{src}$ (byte), dst (upper byte) $\leftarrow$ remainder.
When the operation is in words, dst (lower word) $\leftarrow$ dst (long word) $\div \operatorname{src}$ (word), dst (upper word) $\leftarrow$ remainder. Match coding of the operand dst with the size of the dividend.

Flags: $\quad \mathrm{S} \quad \mathrm{Z} \quad \mathrm{H} \quad \mathrm{V} \quad \mathrm{N} \quad \mathrm{C}$

| - | - | - | V | - | - |
| :--- | :--- | :--- | :--- | :--- | :--- |

$\mathrm{S}=$ No change
$\mathrm{Z}=$ No change
$\mathrm{H}=\mathrm{No}$ change
$\mathrm{V}=1$ is set when divided by 0 or the quotient exceeds the numerals which can be expressed in bits of dst for load; otherwise, 0 is set.
$\mathrm{N}=$ No change
C = No change

Execution example: DIV XIX,IY
When the XIX register $=12345678 \mathrm{H}$ and the IY register $=89 \mathrm{ABH}$, execution results in a quotient of 21 DAH and a remainder of 0 FDAH , and sets the XIX register to 0FDA21DAH.

Note 3: $\quad$ RR of the DIV RR,r and DIV RR,(mem) instruction is as listed below.

| Operation size in bytes ( 8 bits $\leftarrow 16$ bits $\div 8$ bits) |  |
| :---: | :---: |
| RR | Code R |
| WA | 001 |
| BC | 011 |
| DE | 101 |
| HL | 111 |
| IX |  |
| IY | $\}$ Specification |
| IZ | $\int$ not possible! |
| SP | $\int$ |


| Operation size in words (16 bits $\leftarrow 32$ bits $\div 16$ bits) |  |
| :---: | :---: |
| RR | Code R |
| XWA | 000 |
| XBC | 001 |
| XDE | 010 |
| XHL | 011 |
| XIX | 100 |
| XIY | 101 |
| XIZ | 110 |
| XSP | 111 |

[^0]rr of the DIV rr,\# instruction is as listed below.

| Operation size in bytes ( 8 bits $\leftarrow 16$ bits $\div 8$ bits) |  |
| :---: | :---: |
| rr | Code r |
| WA | 001 |
| BC | 011 |
| DE | 101 |
| HL | 111 |
| IX | C 7 H : FOH |
| IY | C7H: F4H |
| IZ | C7H : F8H |
| SP |  |
|  | 1st byte 2nd byte |

*2 Any other word registers can be specified in thesame extension coding as IX to SP.

| Operation size in words <br> (16 bits $\leftarrow 32$ bits $\div 16$ bits) |  |
| :---: | :---: |
| rr | Coder |
| XWA | 000 |
| XBC | 001 |
| XDE | 010 |
| XHL | 011 |
| XIX | 100 |
| XIY | 101 |
| XIZ | 110 |
| XSP | 111 |

*3 When the CPU is in minimum mode, XWA, XBC, XDE, and XHL cannot be used.
*4 Any other long word registers can be specified in the extension coding.

## DIVS dst, src

<Divide Signed>

Operation: $\quad$ dst<lower half $>\leftarrow$ dst $\div$ src,dst<upper half $>\leftarrow$ remainder (signed)

Description: Divides signed the contents of dst by those of src and transfers the quotient to the lower half of dst, the remainder to the upper half of dst.

Details:

|  | Size |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | DIVS | RR, r | 1 | 1 | 0 | z | 1 |  | $r$ |  |
|  |  |  |  |  | 0 | 1 | 0 | 1 | 1 |  | R |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | DIVS | rr, \# | 1 | 1 | 0 | z | 1 |  | $r$ |  |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
|  |  |  |  |  | \#<7:0> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<15:8> |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | DIVS | RR, (mem) | 1 | m | 0 | z | m | m | m | m |
|  |  |  |  |  | 0 | 1 | 0 | 1 | 1 |  | R |  |

Note 1: $\quad$ For RR, see the following page.

Note 2: When the operation is in bytes, dst (lower byte) $\leftarrow$ dst (word) $\div$ src (byte), dst (upper byte) $\leftarrow$ remainder.
When the operation is in words, dst (lower word) $\leftarrow$ dst (long word) $\div$ src (word), dst (upper word) $\leftarrow$ remainder.
Match coding of the operand dst with the size of the dividend. The sign of the remainder is the same as that of the dividend.

$\mathrm{S}=$ No change
$\mathrm{Z}=$ No change
$\mathrm{H}=$ No change
$\mathrm{V}=1$ is set when divided by 0 , or the quotient exceeds the value which can be expressed in bits of the dst used for loading, otherwise 0 .
$\mathrm{N}=$ No change
C $=$ No change

Execution example: DIVS XIX,IY
When the XIX register $=12345678 \mathrm{H}$ and the IY register $=89 \mathrm{ABH}$, execution results in the quotient as 16EEH and the remainder as D89EH, and sets the XIX register to 16EED89EH.

Note 3: $\quad$ RR of the DIVS RR,r and DIVS RR, (mem) instruction is as listed below.

| Operation size in bytes <br> ( 8 bits $\leftarrow 16$ bits $\div 8$ bits) |  |
| :---: | :---: |
| RR | Code R |
| WA | 001 |
| BC | 011 |
| DE | 101 |
| HL | 111 |
| IX |  |
| IY | Specification |
| IZ | not possible! |
| SP |  |


| Operation size in words ( 16 bits $\leftarrow 32$ bits $\div 16$ bits) |  |
| :---: | :---: |
| RR | Code R |
| xWA | 000 |
| XBC | 001 |
| XDE | 010 |
| XHL | 011 |
| XIX | 100 |
| XIY | 101 |
| XIZ | 110 |
| XSP | 111 |

*1 When the CPU is in minimum mode, XWA, $\mathrm{XBC}, \mathrm{XDE}$, or XHL cannot be used.
rr of the DIVS rr,\# instruction is as listed below.

| Operation size in bytes (8 bits $\leftarrow 16$ bits $\div 8$ bits) |  | Operation size in words <br> (16 bits $\leftarrow 32$ bits $\div 16$ bits) |  |
| :---: | :---: | :---: | :---: |
| rr | Code r | rr | Coder |
| WA | 001 | XWA | 000 |
| BC | 011 | XBC | 001 |
| DE | 101 | XDE | 010 |
| HL | 111 | XHL | 011 |
| IX | C7H : FOH | XIX | 100 |
| IY | C7H: F4H | XIY | 101 |
| IZ | C7H: F 8 H | XIZ | 110 |
| SP | C7H: $\underline{\underline{\mathrm{FCH}}}$ | XSP | 111 |
|  | 1st byte 2nd byte | *3 When the CPU is in minimum mode, $X W A, X B C$, XDE, or XHL cannot be used. <br> *4 Any other long word registers can be specified in the extension coding. |  |
| *2 Any other word registers can be specified in the same extension coding as those for IX to SP. |  |  |  |

## DJNZ dst1, dst2

<Decrement and Jump if Non Zero>

Operation: $\quad \mathrm{dst} 1 \leftarrow \mathrm{dst} 1-1$. if $\mathrm{dst} 1 \neq 0$, then $\mathrm{PC} \leftarrow \mathrm{dst} 2$.

Description: Decrements the contents of dst1 by 1. Makes a relative jump to the program address specified by dst2 if the result is other than 0 .

Details:

| Byte | Size |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Word | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | DJNZ | $[r] \$+,3 / 4+d 8$ | 1 | 1 | 0 | z | 1 |  | r |  |
|  |  |  |  |  | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |

(Note) $\quad \$+4+\mathrm{d} 8$ ( r is specified using extension codes.) $\$+3+\mathrm{d} 8$ (otherwise)

Note: Omitting r of the operand in square brackets [ ] is regarded as specifying the B register.


| - | - | - | - | - | - |
| :--- | :--- | :--- | :--- | :--- | :--- |

$\mathrm{S}=$ No change
$\mathrm{Z}=$ No change
$\mathrm{H}=\mathrm{No}$ change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C = No change

Execution example: LOOP: ADD A, A
DJNZ W, LOOP
When the A register $=12 \mathrm{H}$ and the W register $=03 \mathrm{H}$, execution loops three times and sets the A register to $24 \mathrm{H} \rightarrow 48 \rightarrow 90 \mathrm{H}$ and the W register to $02 \mathrm{H} \rightarrow 01 \mathrm{H} \rightarrow 00 \mathrm{H}$.

## El num

<Enable Interrupt>

Operation: $\quad$ IFF $<2: 0>\leftarrow$ num

Description: Sets the contents of the $\mathrm{IFF}<2: 0>$ in the status register to num. After execution, the CPU interrupt receive level becomes num.

Details:

| Mnemonic |  | Code |  |
| :---: | :---: | :---: | :---: |
| El | [\#3] | $0,0,0,0,0$ | $1,1,0$ |
|  |  | $0,0,0,0,0$ | \#3 |

Note: A value from 0 to 7 can be specified as the operand value. If the operand is omitted, the default value is 0 (EI 0 ).

$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C $=$ No change

## EX dst, src <br> <Exchange>

Operation: $\quad \mathrm{dst} \leftrightarrow \mathrm{src}$

Description: Exchanges the contents of dst and src.

Details:

| Byte | Size <br> Word |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Long word |  |  |  |  |  |  |  |  |  |  |
| - | $\times$ | $\times$ | EX | F, F' | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| - | - | $\times$ | EX | R, r | 1 | 1 | z | z | 1 |  | r |  |
|  |  |  |  |  | 1 | 0 | 1 | 1 | 1 |  | R |  |
| - | $\bigcirc$ | $\times$ | EX | (mem), r | 1 | m | z | z | m | m | m | m |
|  |  |  |  |  | 0 | 0 | 1 | 1 | 0 |  | R |  |

Flags: $\quad \begin{array}{llllll}\mathrm{S} & \mathrm{Z} & \mathrm{H} & \mathrm{V} & \mathrm{N} & \mathrm{C}\end{array}$

| - | - | - | - | - | - |
| :--- | :--- | :--- | :--- | :--- | :--- |

$\mathrm{S}=$ No change
$\mathrm{Z}=$ No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C = No change
Note: Executing EX F,F' changes all flags.

Execution example: EX A,B
When the A register $=12 \mathrm{H}$ and the B register $=34 \mathrm{H}$, execution sets the A register to 34 H and the B register to 12 H .


## EXTS dst

<Extend Sign>

Operation: $\quad$ dst <upper half> $\leftarrow$ signed bit of dst <lower half>

Description: Transfers (copies) the signed bit (bit 7 when the operand size is a word, bit 15 when a long word) of the lower half of dst to all bits of the upper half of dst.

Details:


Flags: $\quad \begin{array}{llllll}\text { S } & \text { Z } & \text { H } & \text { V } & \text { N } & \text { C }\end{array}$

| - | - | - | - | - | - |
| :--- | :--- | :--- | :--- | :--- | :--- |

$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C = No change

Execution example: EXTS HL
When the HL register $=6789 \mathrm{H}$, execution sets the HL register to FF89H.


## EXTZ dst

<Extend Zero>

Operation: $\quad$ dst<upper half $>\leftarrow 0$

Description: Clears the upper half of dst to zero. Used for making the operand sizes the same when they are different.

Details:


$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C = No change

Execution example: EXTZ HL
When the HL register $=6789 \mathrm{H}$, execution sets the HL register to 0089 H .

EXTZ XIX
When the XIX register $=12345678 \mathrm{H}$, execution sets the XIX register to 00005678 H .

## HALT

<Halt CPU>

Operation: CPU halt

Description: Halts the instruction execution. To resume, an interrupt must de received.

Details:

| Mnemonic Code |  |
| :---: | :---: |
| HALT | 0 1 0 1 0 1 0 0 1 1 0 1 1 |


| Flags: | S |  |  |  |  |  |  |  | Z | H | V | N | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | - |  |  |  |  |  |  |  |  |  |  |  |  |

$\mathrm{S}=$ No change
Z $=$ No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C = No change

## INC num, dst <br> <Increment>

Operation: $\quad \mathrm{dst} \leftarrow \mathrm{dst}+$ num

Description: Adds the contents of dst and num and transfers the result to dst.

Details:

|  | Size |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | INC | \#3, r | 1 | 1 | z | z | 1 |  | $r$ |  |
|  |  |  |  |  | 0 | 1 | 1 | 0 | 0 |  | \#3 |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | INC<W> | \#3, (mem) | 1 | m | 0 | z | m | m | m | m |
|  |  |  |  |  | 0 | 1 | 1 | 0 | 0 |  | \#3 |  |

Note: \#3 in operands indicates from 1 to 8 and object codes correspond from 1 to 7,0 .

$\mathrm{S}=\mathrm{MSB}$ value of the result is set.
$\mathrm{Z}=1$ is set if the result is 0 , otherwise 0 .
$\mathrm{H}=1$ is set if a carry occurs from bit 3 to bit 4 as a result of the operation, otherwise 0 .
$\mathrm{V}=1$ is set if an overflow occurs as a result of the operation, otherwise 0 .
$\mathrm{N}=$ Cleared to zero.
C $=$ No change

Note: With the INC \#3,r instruction, if the operand is a word or a long word, no flags change.

Execution example: INC 5,WA
When the WA register $=1234 \mathrm{H}$, execution sets the WA register to 1239 H .

## INCF

<Increment Register File Pointer>

Operation: $\quad$ RFP $<2: 0>\leftarrow \mathrm{RFP}<2: 0>+1$

Description: Increments the contents of $\mathrm{RFP}<2: 0>$ in the status register by 1 . RFP2 is fixed to 0 .

Details:
Mnemonic Code

INCF
$0,0,0,0,1,1,0,0$
Flags:

$\mathrm{S}=$ No change
$\mathrm{Z}=$ No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C = No change

Execution example: INCF
When the contents of $\mathrm{RFP}<2: 0>=2$, execution sets the contents of $R F P<2: 0>$ to 3 .

## JP condition, dst

<Jump>

Operation: If cc is true, then $\mathrm{PC} \leftarrow$ dst.

Description: If the operand condition is true, jumps to the program address specified by dst.

Details:


$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C = No change

Execution example: When JP 2000 H is executed, jumps unconditionally to address 2000 H . When the XIX register $=00123456 \mathrm{H}$, and carry flag's value is 1, JP 2000H jumps to address 123458 H by the execution of JP C and XIX+2.

## JR condition, dst

<Jump Relative>

Operation: If cc is true, then $\mathrm{PC} \leftarrow$ dst.

Description: If the operand condition is true, makes a relative jump to the program address specified by dst.

Details:

| Mnemonic |  | Code |  |
| :---: | :---: | :---: | :---: |
| JR | $[c c] \$+2+,d 8$ | 0 , 1, 1, 0 | c , c , |
|  |  | $\mathrm{d}<7: 0>$ |  |
| JRL | [cc, ] \$ + $3+\mathrm{d} 16$ | 0 \| 1 | 1 | 1 | c । c l |
|  |  | \#<7:0> |  |
|  |  | \#<15:8> |  |

Flags: $\quad$| S | Z | H | V | N | C |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  | - |  |  |



S = No change
$\mathrm{Z}=$ No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C = No change

Execution example: JR 2078H
When this instruction is executed at memory address 2000 H , execution relative jumps unconditionally to address 2078 H . The object code of the instruction is $68 \mathrm{H}: 76 \mathrm{H}$.


## LD dst, src <Load>

Operation: $\quad$ dst $\leftarrow \operatorname{src}$

Description: Loads the contents of src to dst.

Details:


| Byte | Size <br> Word |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | LD<W> | (mem), \# | 1 | m | 1 | 1 | m | m | m | m |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | z | 0 |
|  |  |  |  |  | \#<7:0> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<15:8> |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | LD<W> | (\#16), (mem) | 1 | m | 0 | z | m | m | m | m |
|  |  |  |  |  | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
|  |  |  |  |  | \#16<7:0> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#16<15:8> |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | LD<W> | (mem), (\#16) | 1 | m | 1 | 1 | m | m | m | m |
|  |  |  |  |  | 0 | 0 | 0 | 1 | 0 | 1 | z | 0 |
|  |  |  |  |  | \#16<7:0> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#16<15:8> |  |  |  |  |  |  |  |


$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C $=$ No change

Execution example: LD IX, DE
When the DE register $=4567 \mathrm{H}$, execution sets the IX register to 4567 H .


## LDA dst, src <br> <Load Address>

Operation: $\quad \mathrm{dst} \leftarrow$ src effective address value

Description: Loads the src effective address value to dst.

Details:

|  | Size |  | Mnemonic |  | Code |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |  |  |  |  |
| $\times$ | $\bigcirc$ | $\bigcirc$ | LDA | R, mem | 1 | m | 1 | 1 | m | $\mathrm{m} \perp \mathrm{m} \perp \mathrm{m}$ |
|  |  |  |  |  |  | 0 | 1 | S | 0 | । R \| |

Note: This instruction operates much like the ADD instruction; the difference is that dst is specified independently from src. Mainly used for handling the pointer with the C compiler.

Flags: $\quad \mathrm{S} \quad \mathrm{Z} \quad \mathrm{H} \quad \mathrm{V} \quad \mathrm{N} \quad \mathrm{C}$

$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C = No change

Execution example: LDA XIX, XIY +33 H
When the XIY register $=00123456 \mathrm{H}$, execution sets the XIX register to 00123489 H .


## LDAR dst, src <br> <Load Address Relative>

Operation: $\quad \mathrm{dst} \leftarrow$ src relative address value

Description: Loads the relative address value specified in src to dst.

Details:

|  | Size |  | Mnemonic |  | Code |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |  |  |  |
| $\times$ | $\bigcirc$ | $\bigcirc$ | LDAR | $\mathrm{R}, \$+4+\mathrm{d} 16$ | 1 |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | d<7:0> |  |  |  |  |
|  |  |  |  |  | $\mathrm{d}<15: 8>$ |  |  |  |  |
|  |  |  |  |  | 0 0 0 1 | s | 0 |  | R |

Flags: $\quad$| S | Z | H | V | N | C |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |


$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=\mathrm{No}$ change
$\mathrm{V}=\mathrm{No}$ change
$\mathrm{N}=\mathrm{No}$ change
C $=$ No change

Execution example: LDAR XIX, \$ + 1345H
When this instruction is executed at memory address 1000 H , execution sets the XIX register to 00002345 H . \$ indicates the start address of the instruction. The instruction's object codes are: F3H:13H:41H:13H:34H.


## LDC dst, src <br> <Load Control Register>

Operation: $\quad \mathrm{dst} \leftarrow \mathrm{src}$
Description: Loads the contents of src to dst.

Details:


Flags: \begin{tabular}{c}
S Z H H V <br>

| - | - | - | - | - |
| :--- | :--- | :--- | :--- | :--- | <br>

\hline
\end{tabular}

$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=\mathrm{No}$ change
$\mathrm{V}=$ No change
$\mathrm{N}=\mathrm{No}$ change
$\mathrm{C}=$ No change

Execution example: LDC DMAC0, WA
When the WA register $=1234 \mathrm{H}$, execution sets control register DMAC0 to 1234 H .

## LDCF num, src

<Load Carry Flag>

Operation: $\quad \mathrm{CY} \leftarrow$ src $<$ num $>$

Description: Loads the contents of bit num of src to the carry flag.

Details:


Notes: When bit num is specified by the A register, the value of the lower 4 bits of the $A$ register is used as bit num. When the operand is a byte and the value of the lower 4 bits of bit num is from 8 to 15 , the value of the carry flag is undefined.

Flags:

$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
$\mathrm{C}=$ Contents of bit num of src is set.

Execution example: LDCF 6, (100H)
When the contents of memoryad address $100=01000000 \mathrm{~B}$ (binary), execution sets the carry flag to 1 .


## LDD dst, src

<Load Decrement>

Operation: $\quad$ dst $\leftarrow \mathrm{src}, \mathrm{BC} \leftarrow \mathrm{BC}-1$

Description: Loads the contents of src to dst, then decrements the contents of the BC register by 1. src and dst must be in post-decrement register indirect addressing mode.

Details:

| Byte | Size <br> Word | Long word | Mnemonic | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | LDD<W $>$ [(XDE-), (XHL-)] | 1 | 0 | 0 | z | 0 | 0 | 1 | 1 |
|  |  |  |  | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
|  |  |  | LDD<W> (XIX-), (XIY-) | 1 | 0 | 0 | z | 0 | 1 | 0 | 1 |
|  |  |  |  | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |

*Coding in square brackets [ ] can be omitted.
Flags:

| S | Z | H | V | N | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | 0 | * | 0 | - |

$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=$ Cleared to 0 .
$\mathrm{V}=0$ is set if the BC register value is 0 after execution, otherwise 1.
$\mathrm{N}=$ Cleared to zero.
C = No change

Execution example: LDD (XIX-), (XIY-)
When the XIX register $=00123456 \mathrm{H}$, the XIY register $=00335577 \mathrm{H}$, and the BC register $=0700 \mathrm{H}$, execution loads the contents at address 335577 to address 123456 H and sets the XIX register to 123455 H , the XIY register to 00335576 H , and the BC register to 06 FFH .

## LDDR dst, src <br> <Load Decrement Repeat>

Operation: $\quad \mathrm{dst} \leftarrow \mathrm{src}, \mathrm{BC} \leftarrow \mathrm{BC}-1$, Repeat until $\mathrm{BC}=0$

Description: Loads the contents of src to dst, then decrements the contents of the BC register by 1. If the result is other than 0 , the operation is repeated. src and dst must be in post-decrement register indirect addressing mode.

Details:


* Coding in square brackets [ ] can be omitted.

Flags:

$\mathrm{S}=$ No change
Z $=$ No change
$\mathrm{H}=$ Cleared to zero.
$\mathrm{V}=$ Cleared to zero.
$\mathrm{N}=$ Cleared to zero.
C = No change

Execution example: LDDR (XIX-), (XIY-)
When the XIX register $=00123456 \mathrm{H}$, the XIY register $=00335577 \mathrm{H}$, and the BC register $=0003 \mathrm{H}$, the results of the execution are as follows:

Loads the contents of address 335577 H to 123456 H .
Loads the contents of address 335576 H to 123455 H .
Loads the contents of address 335575 H to 123454 H .
Sets the XIX register to 00123453 H.
Sets the XIY register to 00335574 H .
Sets the BC register to 0000 H .

## LDF num

<Load Register File Pointer>

Operation: $\quad$ RFP $<2: 0>\leftarrow$ num

Description: Loads the num value to the register file pointer $\mathrm{RFP}<2: 0>$ in status register. RFP2 is fixed to 0 .

Details:


Note: In minimum mode, the operand value can be specified from 0 to 7 ; in maximum mode, from 0 to 3 .

Flags: $\quad$| S | Z | H | V | N | C |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |

$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C $=$ No change

## LDI dst, src

<Load Increment>

Operation: $\quad$ dst $\leftarrow \mathrm{src}, \mathrm{BC} \leftarrow \mathrm{BC}-1$

Description: Loads the contents of src to dst, then decrements the contents of the BC register by 1. src and dst must be in post-increment register indirect addressing mode.

Details:

| Byte | Size <br> Word | Long word | Mnemonic | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | LDI<W $>[(\mathrm{XDE}+),(\mathrm{XHL}+)]$ | 1 | 0 | 0 | z | 0 | 0 | 1 | 1 |
|  |  |  |  | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| $\bigcirc$ | $\bigcirc$ | $\times$ | LDI<W $>$ (XIX+), (XIY + ) | 1 | 0 | 0 | z | 0 | 1 | 0 | 1 |
|  |  |  |  | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |

Note: $\quad$ Coding in square brackets [] can be omitted.
Flags:

| S | Z | H | V | N | C |
| :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | 0 | $*$ | 0 | - |

$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=$ Cleared to zero.
$\mathrm{V}=0$ is set when the BC register value is 0 after execution, otherwise 1 .
$\mathrm{N}=$ Cleared to zero.
C = No change

Execution example: LDI (XIX+), (XIY+)
When the XIX register $=00123456 \mathrm{H}$, the XIY register $=00335577 \mathrm{H}$, and the BC register $=0700 \mathrm{H}$, execution loads the contents of address 335577 H to 123456 H and sets the XIX register to 00123457 H , the XIY register to 00335578 H , and the BC register to 06 FFH .

## LDIR dst, src <br> <Load Increment Repeat>

Operation: $\quad \mathrm{dst} \leftarrow \mathrm{src}, \mathrm{BC} \leftarrow \mathrm{BC}-1$, Repeat until $\mathrm{BC}=0$

Description: Loads the contents of src to dst, then decrements the contents of the BC register by 1. If the result is other than 0 , the operation is repeated. src and dst must be in post-increment register indirect addressing mode.

Details:

| Byte | Size <br> Word | Long word | Mnemonic | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | LDIR<W>[(XDE+), (XHL+)] | 1 | 0 | 0 | z | 0 | 0 | 1 | 1 |
|  |  |  |  | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| $\bigcirc$ | $\bigcirc$ | $\times$ | LDIR<W> (XIX+), (XIY+) | 1 | 0 | 0 | z | 0 | 1 | 0 | 1 |
|  |  |  |  | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |

Note: $\quad$ Coding in square brackets [] can be omitted.

Note: Interrupt requests are sampled every time 1 item of data is loaded.

$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=$ Cleared to zero.
$\mathrm{V}=$ Cleared to zero.
$\mathrm{N}=$ Cleared to zero.
C = No change

Execution example: LDIR (XIX+), (XIY+)
When the XIX register $=00123456 \mathrm{H}$, the XIY register $=00335577 \mathrm{H}$, and the BC register $=0003 \mathrm{H}$, execution results as follows:

Loads the contents of address 335577 H to 123456 H .
Loads the contents of address 335578 H to 123457 H .
Loads the contents of address 335579 H to 123458 H .
Sets the XIX register to 00123459H.
Sets the XIY register to 0033557AH.
Sets the BC register to 0000 H .

## LDX dst, src

## <Load eXtract>

Operation: $\quad$ dst $\leftarrow \mathrm{src}$

Description: Loads the contents of src to dst. The effective code is assigned to this instruction every other byte. Used to fetch the code from 8-bit data bus memory in 16 -bit data bus mode.

Details:


Note: Even if the second, fourth, or sixth instruction code value is not $00 H$, the instruction operates correctly.

Flags:

| S |  | Z H | V | N | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - |  | - - | - | - | - |
| $\mathrm{S}=$ No change |  |  |  |  |  |
| $\mathrm{Z}=$ No change |  |  |  |  |  |
| $\mathrm{H}=$ No change |  |  |  |  |  |
| $\mathrm{V}=$ No change |  |  |  |  |  |
| $\mathrm{N}=$ No change |  |  |  |  |  |
| $\mathrm{C}=$ No change |  |  |  |  |  |

This instruction is used when the CPU fetches a program after reset in cases where the bus width set in the $900 / \mathrm{L} 1$ is 16 bits wide and that of external program ROM is 8 bits wide.

The table below shows usage conditions.

| Product Name | AM0 Pin | AM1 Pin | Program ROM <br> Bus Width | Other Memory <br> Bus Width | LDX Instruction |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 8-bit | 8-bit | Not used |
|  | 1 | 0 | 8-bit | $8 / 16$-bit | Used |
|  | 1 | 1 | 16-bit | $8 / 16$-bit | Not used |
|  | 1 | Internal ROM | - | - |  |

Execution example: Explanation here is given using the TMP91C815 as an example where while $\mathrm{AM} 0,1=1,0$ and all memory but program ROM are 16 bits wide, the instruction is executed from 8 -bit wide program ROM. After reset, the reset vector is read in 16 -bit data bus mode. Therefore, when starting the program from external memory with 8-bit data bus, the PC (15:8) value for the reset vector must be entered by connecting pull-up/down resistors to the upper-byte data bus D8 to D15 pins.

For example, if the reset vector is located at address 010000 H , place 010000 H in program ROM address FFFF00H and pull the D8 to D15 pins low. This allows the value 00 H to be entered for the $\mathrm{PC}(15: 8)$. Then place the LDX instruction in program ROM address 010000 H .

## Operation immediately after reset



## LDX (0C2H), 88H

When the above instruction is executed, the CPU writes data 88 H to the control register at address 0 C 2 H of the internal programmable chip select/wait controller. As a result, the CS2 space is placed in 8-bit data bus 2WAIT mode, so that the program is fetched and executed via an 8 -bit bus beginning with the next instruction.


[^1]
## LINK dst, num <br> <Link>

Operation: $\quad(-\mathrm{XSP}) \leftarrow$ dst, dst $\leftarrow \mathrm{XSP}, \mathrm{XSP} \leftarrow \mathrm{XSP}+$ num

Description: Saves the contents of dst to the stack area. Loads the contents of stack pointer XSP to dst. Adds the contents of XSP to those of num (signed) and loads the result to XSP. Used for obtaining a local variable area in the stack area for -num bytes.

Details:

|  | Size |  | Mnemonic |  | Code |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |
| $\times$ | $\times$ | $\bigcirc$ | LINK | r,d16 | 1 1 1 0 1 | $r 1$ |
|  |  |  |  |  |  | 1010 |
|  |  |  |  |  | $\mathrm{d}<7: 0>$ |  |
|  |  |  |  |  | d<15:8> |  |

Flags:

$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C = No change

Execution example: LINK XIZ, -40 H
When stack pointer XSP $=280 \mathrm{H}$ and the XIZ register $=290 \mathrm{H}$, execution writes 00000290 H (long data) at memory address 27 CH and sets the XIZ register to 27 CH and the stack pointer to XSP 23 CH .


## MDEC1 num, dst

<Modulo Decrement 1>

Operation: if $(\mathrm{dst} \bmod \operatorname{num})=0$ then $\mathrm{dst} \leftarrow \mathrm{dst}+($ num -1$)$ else dst $\leftarrow \mathrm{dst}-1$.

Description: When the modulo num of dst is 0 , increments dst by num -1 .
Otherwise, decrements dst by 1. Used to operate pointers for cyclic memory table.

Details:


Note: $\quad$ The operand \# must be 2 to the nth power. ( $\mathrm{n}=1$ to 15 )

$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C = No change

Execution example: Decrements the IX register by cycling from 1230 H to 1237 H . MDEC1 8, IX When the IX register $=1231 \mathrm{H}$, execution sets the IX register to 1230 H . Further execution increments the IX register by $8-1$ and sets the IX register to 1237 H , since the IX register modulo $8=0$.


## MDEC2 num, dst

<Modulo Decrement 2>

Operation: $\quad$ if $($ dst $\bmod \operatorname{num})=0$ then $d s t \leftarrow d s t+($ num -2$)$ else dst $\leftarrow d s t-2$.

Description: When the modulo num of dst is 0 , increments dst by num -2 .
Otherwise, decrements dst by 2. Used to operate pointers for cyclic memory table.

Details:


Note: $\quad$ The operand \# must be 2 to the nth power. ( $\mathrm{n}=2$ to 15)

S = No change
$\mathrm{Z}=$ No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C = No change

Execution example: Decrements the IX register by cycling from 1238 H to 123 FH . MDEC2 8,IX When the IX register $=123 \mathrm{AH}$, execution sets the IX register to 1238 H . Further execution increments the IX register by $8-2$ and sets the IX register to 123 EH , since the IX register modulo $8=0$.


## MDEC4 num, dst

<Modulo Decrement 4>

Operation: $\quad$ if $($ dst $\bmod$ num $)=0$ then dst $\leftarrow d s t+($ num -4$)$ else dst $\leftarrow d s t-4$.

Description: When the modulo num of dst is 0 , increments dst by num -4 . Otherwise, decrements dst by 4 . Used to operate pointers for cyclic memory table.

Details:


Note: $\quad$ The operand \# must be 2 to the nth power. ( $\mathrm{n}=3$ to 15)
Flags: $\quad \begin{gathered}\text { S }\end{gathered} \mathbf{Z}$ Z H V V N C
$\mathrm{S}=$ No change
$\mathrm{Z}=$ No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C = No change

Execution example: Decrements the IX register by cycling from 1280 H to 12 FFH . MDEC4 80H,IX
When the IX register $=1284 \mathrm{H}$, execution sets the IX register to 1280 H . Further execution increments the IX register by $80 \mathrm{H}-4$ and sets the IX register to 12 FCH , since the IX register modulo $80 \mathrm{H}=0$.


## MINC1 num, dst

<Modulo Increment 1>

Operation: $\quad$ if $(\mathrm{dst} \bmod \operatorname{num})=($ num -1$)$ then dst $\leftarrow \mathrm{dst}-($ num -1$)$ else dst $\leftarrow \mathrm{dst}+1$.

Description: When the modulo num of dst is num -1 , decrements dst by num -1 .
Otherwise, increments dst by 1. Used to operate pointers for cyclic memory table .

Details:


Note: $\quad$ The operand \# must be 2 to the nth power. ( $\mathrm{n}=1$ to 15 )
Flags: $\quad \begin{gathered}\text { S }\end{gathered}$ Z H V V N N C
$\mathrm{S}=$ No change
$\mathrm{Z}=$ No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C = No change

Execution example: Increments the IX register by cycling from 1200 H to 1207 H . MINC1 8, IX When the IX register $=1206 \mathrm{H}$, execution sets the IX register to 1207 H . Further execution decrements the IX register by $8-1$ and sets the IX register to 1200 H , since the IX register modulo $8=8-1$.


## MINC2 num, dst

<Modulo Increment 2>

Operation: $\quad$ if $(d s t \bmod n u m)=($ num -2$)$ then dst $\leftarrow d s t-($ num -2$)$ else dst $\leftarrow d s t+2$.

Description: When the modulo num of dst is num -2 , decrements dst by num -2 .
Otherwise, increments dst by 2. Used to operate pointers for cyclic memory table.

Details:


Note: $\quad$ The operand \# must be 2 to the nth power. ( $\mathrm{n}=2$ to 15)

$\mathrm{S}=$ No change
$\mathrm{Z}=$ No change
$\mathrm{H}=\mathrm{No}$ change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C = No change

Execution example: Increments the IX register by cycling from 1230 H to 1237 H . MINC2 8,IX When the IX register $=1234 \mathrm{H}$, execution sets the IX register to 1236 H . Further execution decrements the IX register by $8-2$ and sets the IX Register to 1230 H , since the IX register modulo $8=8-2$.


## MINC4 num, dst

<Modulo Increment 4>

Operation: $\quad$ if $($ dst $\bmod$ num $)=($ num -4$)$ then dst $\leftarrow d s t-($ num -4$)$ else dst $\leftarrow d s t+4$.

Description: When the modulo num of dst is num -4 , decrements dst by num -4 .
Otherwise, increments dst by 4 . Used to operate pointers for cyclic memory table.

Details:


Note: $\quad$ The operand \# must be 2 to the nth power. ( $\mathrm{n}=3$ to 15)

$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change

Execution example: Increments the IX register by cycling from 1240 H to 127 FH . MINC4 40H,IX
When the IX register $=1278 \mathrm{H}$, execution sets the IX register to 127 CH . Further execution decrements the IX register by $40 \mathrm{H}-4$ and sets the IX register to 1240 H , since the IX register modulo $40 \mathrm{H}=40 \mathrm{H}-4$.


## MIRR dst

<Mirror>

Operation: dst<MSB:LSB $>\leftarrow$ dst $<$ LSB $:$ MSB $>$
Description: Mirror-exchanges the contents of dst using the bit pattern image.

Details:


Flags: $\quad$| S | Z | H | V | N | C |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |

$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=$ No change
$\mathrm{V}=\mathrm{No}$ change
$\mathrm{N}=$ No change

Execution example: MIRR HL
When the HL register $=000100100011$ 0100B (binary), execution sets the HL register to 001011000100 1000B (binary).


## MUL dst, src <br> <Multiply>

Operation: $\quad \mathrm{dst} \leftarrow$ dst<lower half $>\times$ src (unsigned)

Description: Multiplies unsigned the contents of lower half of dst by those of src and loads the result to dst.

Details:

|  | Size |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ |  |  | MUL | RR, r | 1 | 1 | 0 | Z | 1 |  | $r$ |  |
|  |  |  | 0 | 1 |  |  | 0 | 0 | 0 |  | R |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | MUL | rr, \# | 1 | 1 | 0 | z | 1 |  | $r$ |  |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
|  |  |  |  |  | \#<7:0> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<15:8> |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | MUL | RR, (mem) | 1 | m | 0 | z | m | m | m | m |
|  |  |  |  |  | 0 | 1 | 0 | 0 | 0 |  | R |  |

Note: $\quad$ When the operation is in bytes, dst (word) $\leftarrow$ dst (byte) $\times$ src (byte).
When the operation is in words, dst (long word) $\leftarrow$ dst (word) $\times$ src (word).
Match coding of the operand dst with the size of the result.

Flags:

$$
\begin{aligned}
& \mathrm{S}=\text { No change } \\
& \text { Z = No change } \\
& \mathrm{H}=\text { No change } \\
& \mathrm{V}=\text { No change } \\
& \mathrm{N}=\text { No change }
\end{aligned}
$$

Execution example: MUL XIX, IY
When the IX register $=1234 \mathrm{H}$ and the IY register $=89 \mathrm{ABH}$, execution multiplies unsigned the contents of the IX register by those of the IY register and sets the XIX register to 09C9FCBCH.

Note: $\quad$ RR for the MUL RR,r and MUL RR, (mem) instructions is as listed below:

| Operation size in bytes (16 bits $\leftarrow 8$ bits $\times 8$ bits) |  |
| :---: | :---: |
| RR | Code R |
| WA | 001 |
| BC | 011 |
| DE | 101 |
| HL | 111 |
| IX | ) |
| IY | $\}$ Specification |
| IZ | not possible! |
| SP |  |


| Operation size in words (32 bits $\leftarrow 16$ bits $\times 16$ bits) |  |
| :---: | :---: |
| RR | Code R |
| XWA | 000 |
| XBC | 001 |
| XDE | 010 |
| XHL | 011 |
| XIX | 100 |
| XIY | 101 |
| XIZ | 110 |
| XSP | 111 |

*1 When the CPU is in minimum mode, XWA, XBC, XDE, or XHL cannot be used.
rr of the MUL rr,\# instruction is as listed below.

| Operation size in bytes (16 bits $\leftarrow 8$ bits $\times 8$ bits) |  | Operation size in words <br> ( 32 bits $\leftarrow 16$ bits $\times 16$ bits) |  |
| :---: | :---: | :---: | :---: |
| rr | Code r | rr | Code r |
| WA | 001 | XWA | 000 |
| BC | 011 | XBC | 001 |
| DE | 101 | XDE | 010 |
| HL | 111 | XHL | 011 |
| IX | C7H : F0H | XIX | 100 |
| IY | C7H : F4H | XIY | 101 |
| IZ | C7H : F8H | XIZ | 110 |
| SP |  | XSP | 111 |
|  | 1st byte 2nd byte | *3 When the CPU is in minimum mode, XWA, XBC, XDE, or XHL cannot be used. <br> *4 Any other long word registers can be specified in the extension coding. |  |
| *2 Any other word registers can be specified in the same extension coding as those for IX to SP. |  |  |  |

## MULA dst

<Multiply and Add>

Operation: $\quad \mathrm{dst} \leftarrow \mathrm{dst}+(\mathrm{XDE}) \times(\mathrm{XHL}), \mathrm{XHL} \leftarrow \mathrm{XHL}-2$

Description: Multiplies signed the memory data ( 16 bits) specified by the XDE register by the memory data ( 16 bits ) specified by the XHL register. Adds the result ( 32 bits ) to the contents of dst ( 32 bits ) and loads the sum to dst ( 32 bits ). Then, decrements the contents of the XHL register by 2.

Details:


Note: $\quad$ Match coding of the operand dst with the operation size (long word).

$\mathrm{S}=\mathrm{MSB}$ value of the result is set.
$\mathrm{Z}=1$ is set when the result is 0 , otherwise 0 .
$\mathrm{H}=$ No change.
$\mathrm{V}=1$ is set when an overflow occurs as a result, otherwise 0 .
$\mathrm{N}=$ No change.
$\mathrm{C}=$ No change.

Execution example: MULA XIX
Under the following conditions, execution sets the XIX register to 4795 FCBCH and the XHL register to 1 FEH .

Conditions: $\quad$ XIX register $=50000000 \mathrm{H}$
XDE register $=100 \mathrm{H}$
XHL register $=200 \mathrm{H}$
Memory data (word) at address $100 \mathrm{H}=1234 \mathrm{H}$
Memory data (word) at address $200 \mathrm{H}=89 \mathrm{ABH}$
(XDE)


## MULS dst, src

<Multiply Signed>

Operation: $\quad \mathrm{dst} \leftarrow \mathrm{d}$ st<lower half $>\times$ src (signed)

Description: Multiplies signed the contents of the lower half of dst by those of src and loads the result to dst.

Details:


Note: $\quad$ When the operation is in bytes, dst (word) $\leftarrow$ dst (byte) $\times$ src (byte).
When the operation is in words, dst (long word) $\leftarrow$ dst (word) $\times$ src (word).
Match coding of the operand dst with the size of the result.
Flags:

$$
\begin{aligned}
& \mathrm{S}=\text { No change } \\
& \text { Z = No change } \\
& \mathrm{H}=\mathrm{No} \text { change } \\
& \mathrm{V}=\text { No change } \\
& \mathrm{N}=\text { No change }
\end{aligned}
$$

Execution example: MULS XIX, IY
When the IX register $=1234 \mathrm{H}$ and the IY register $=89 \mathrm{ABH}$, execution multiplies signed the contents of the IX register by those of the IY register and sets the XIX register to F795FCBCH.

Note: $\quad$ RR for the MULS RR,r and MULS RR, (mem) instructions is as listed below:

Operation size in bytes
(16 bits $\leftarrow 8$ bits $\times 8$ bits)

| RR | Code R |
| :---: | :---: |
| WA | 001 |
| BC | 011 |
| DE | 101 |
| HL | $111 \ldots . .-1$ |
| IX | Specification |
| IY | not possible! |

Operation size in words (32 bits $\leftarrow 16$ bits $\times 16$ bits)

| RR | Code $R$ |
| :---: | :---: |
| XWA | 000 |
| XBC | 001 |
| XDE | 010 |
| XHL | 011 |
| XIX | 100 |
| XIY | 101 |
| XIZ | 110 |
| XSP | 111 |

rr of the MULS rr,\# instruction is as listed below.

Operation size in bytes
(16 bits $\leftarrow 8$ bits $\times 8$ bits)

| rr | Code r |
| :---: | :---: |
| WA | 001 |
| BC | 011 |
| DE | 101 |
| HL | 111 |
| IX | C7H : FOH |
| IY | C7H : F4H |
| IZ | C7H : F8H |
| SP | $\underline{\underline{\mathrm{C} 7 \mathrm{H}}: \underline{\mathrm{FCH}}}$ |
|  | 1st byte 2nd byte |

[^2]Operation size in words
( 32 bits $\leftarrow 16$ bits $\times 16$ bits)

| $r r$ | Code r |
| :---: | :---: |
| XWA | 000 |
| XBC | 001 |
| XDE | 010 |
| XHL $-\mathbf{0}-11$ |  |
| XIX | 100 |
| XIY | 101 |
| XIZ | 110 |
| XSP | 111 |

[^3]
## NEG dst

<Negate>

Operation: $\quad$ dst $\leftarrow 0-$ dst

Description: Decrements 0 by the contents of dst and loads the result to dst. (Twos complement)

Details:


Flags:

$S=$ MSB value of the result is set.
$\mathrm{Z}=1$ is set when the result is 0 , otherwise 0 .
$\mathrm{H}=1$ is set when a borrow from bit 3 to bit 4 occurs as a result, otherwise 0 .
$\mathrm{V}=1$ is set when an overflow occurs as a result, otherwise 0 .
$\mathrm{N}=1$ is set.
$\mathrm{C}=1$ is set when a borrow from the MSB occurs as a result, otherwise 0 .

Execution example: NEG IX
When the IX register $=0002 \mathrm{H}$, execution sets the IX register to FFFEH.


## NOP <br> <No Operation>

Operation: None.

Description: Does nothing but moves execution to the next instruction. The object code of this instruction is 00 H .

Details:

Mnemonic Code

NOP
$0,0,0,0,0,0,0,0$

$\mathrm{S}=$ No change
Z $=$ No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change

# OR dst, src <br> <Logical OR> 

Operation: $\quad$ dst $\leftarrow$ dst OR src

Description: Ors the contents of dst with those of src and loads the result to dst.
(Truth table)

| A | B | A or B |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

Details:

|  | Size |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  | OR | R, r | 1 | 1 | z | z | 1 |  | $r$ |  |
|  |  |  | 1 | 1 |  |  | 1 | 0 | 0 |  | R |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | OR | r, \# | 1 | 1 | z | z | 1 |  | $r$ |  |
|  |  |  |  |  | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
|  |  |  |  |  | \#<7:0> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<15:8> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<23:16> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<31:24> |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | OR | R, (mem) | 1 | m | z | z | m | m | m | m |
|  |  |  |  |  | 1 | 1 | 1 | 0 | 0 |  | R |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | OR | (mem), R | 1 | m | z | z | m | m | m | m |
|  |  |  |  |  |  | 1 | 1 | 0 | 1 |  | R |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | $\mathrm{OR}<\mathrm{W}>$ | (mem), \# | 1 | m | 0 | z | m | m | m | m |
|  |  |  |  |  | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |
|  |  |  |  |  | \#<7:0> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<15:8> |  |  |  |  |  |  |  |

Flags:

| S | Z |  |  | H | V |  |  | N | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | 0 | $*$ | 0 | 0 |  |  |  |  |

$\mathrm{S}=\mathrm{MSB}$ value of the result is set.
$\mathrm{Z}=1$ is set when the result is 0 , otherwise 0 .
$\mathrm{H}=0$ is set.
$\mathrm{V}=1$ is set when the parity (number of 1 s ) of the result is even, 0 when odd.
When the operand is 32 -bit, an undefined value is set.
$\mathrm{N}=$ Cleared to 0.
C $=$ Cleared to 0 .

Execution example: OR HL, IX
When the HL register $=7350 \mathrm{H}$ and the IX register is 3456 H , execution sets the HL register to 7756 H .
$0111001101010000 \leftarrow$ HL register (before execution)

| OR) | 0011 | 0100 | 0101 | 0110 |
| :---: | :---: | :---: | :---: | :---: |
|  | 0111 | 0111 | 0101 | 0110 |$\leftarrow$ IX register (before execution)

## ORCF num, src

<OR Carry Flag>

Operation: $\quad \mathrm{CY} \leftarrow \mathrm{CY}$ OR src<num>

Description: Ors the contents of the carry flag with those of bit num of src and loads the result to the carry flag.

Details:

|  | Size |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ |  |  | ORCF | \#4, r | 1 | 1 | 0 | z | 1 |  | $r$ |  |
|  |  |  | 0 | 0 |  |  | 1 | 0 | 0 | 0 | 0 | 1 |
|  |  |  | 0 | 0 |  |  | 0 | 0 |  | \# | 4 |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | ORCF | A, r | 1 | 1 | 0 | z | 1 |  | $r$ |  |
|  |  |  |  |  | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| $\bigcirc$ | $\times$ | $\times$ | ORCF | \#3, (mem) | 1 | m | 1 | 1 | m | m | m | m |
|  |  |  |  |  | 1 | 0 | 0 | 0 | 1 |  | \#3 |  |
| $\bigcirc$ | $\times$ | $\times$ | ORCF | A, (mem) | 1 | m | 1 | 1 | m | m | m | m |
|  |  |  |  |  | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |

Note: When bit num is specified by the A register, the value of the lower 4 bits of the A register is used as bit num. When the operand is a byte and the value of the lower bits of bit num is from 8 to 15 , the result is undefined.

$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
$\mathrm{C}=$ The result of or-ing the contents of the carry flag with those of bit num of src is set.

Execution example: ORCF 6, (100H)
When the contents of memory at address $100 \mathrm{H}=01000000 \mathrm{~B}$ (binary) and the carry flag $=0$, execution sets the carry flag to 1 .


## PAA dst

<Pointer Adjust Accumulator>

Operation: if dst $<\mathrm{LSB}>=1$ then dst $\leftarrow \mathrm{dst}+1$

Description: Increments dst by 1 when the LSB of dst is 1 . Does nothing when the LSB of dst is 0.

Used to make the contents of dst even. With the TLCS-900 series, when accessing 16 - or 32-bit data in memory, if the data are loaded from an address starting with an even number, the number of bus cycles is 1 less than that of the data loaded from an address starting with an odd number.

Details:

| Byte | Size <br> Word |  | Mnemonic |  | Code |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Long word |  |  |  |  |  |  |
| $\times$ | - | - | PAA | r | 1, 1 | $z$ \| z | 1 | 1 r \| |
|  |  |  |  |  | 0 , 0 | 0 , 1 | 0 | 1010 |

Flags: $\quad$| S | Z | H | V | N | C |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |


$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=$ No change
$\mathrm{V}=\mathrm{No}$ change
$\mathrm{N}=$ No change

Execution example: PAA XIZ
When the XIZ register $=00234567 \mathrm{H}$, execution increments the XIZ register by 1 so that it becomes 00234568 H .

## POP dst <br> <Pop>

Operation: $\quad$ dst $\leftarrow(\mathrm{XSP}+)\left[\begin{array}{ll}\text { In bytes } & : \text { dst } \leftarrow(\mathrm{XSP}), \mathrm{XSP} \leftarrow \mathrm{XSP}+1 \\ \text { In words } & : \text { dst } \leftarrow(\mathrm{XSP}), \mathrm{XSP} \leftarrow \mathrm{XSP}+2 \\ \text { In long words }: \text { dst } \leftarrow(\mathrm{XSP}), \mathrm{XSP} \leftarrow \mathrm{XSP}+4\end{array}\right]$

Description: First loads the contents of memory address specified by the stack pointer XSP to dst. Then increments the stack pointer XSP by the number of bytes in the operand.

Details:

|  | Size |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |  |  |  |  |  |  |
| - | $\times$ | $\times$ | POP | F | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| - | $\times$ | $\times$ | POP | A | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| $\times$ | - | $\bigcirc$ | POP | R | 0 | 1 | 0 | s | 1 |  | R |  |
| - | $\bigcirc$ | - | POP | $r$ | 1 | 1 | z | z | 1 |  | $r$ |  |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| $\bigcirc$ | $\bigcirc$ | $\times$ | POP<W> | (mem) | 1 | m | 1 | 1 | m | m | m | m |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 1 | z | 0 |

Flags: $\quad \mathrm{S} \quad \mathrm{Z} \quad \mathrm{H} \quad \mathrm{V} \quad \mathrm{N} \quad \mathrm{C}$

| - | - | - | - | - | - |
| :--- | :--- | :--- | :--- | :--- | :--- |

$\mathrm{S}=$ No change
$\mathrm{Z}=$ No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C $=$ No change

Note: $\quad$ Executing POP F changes all flags.

Execution example: POP IX
When the stack pointer XSP $=0100 \mathrm{H}$, the contents of address $100 \mathrm{H}=56 \mathrm{H}$, and the contents of address $101 \mathrm{H}=78 \mathrm{H}$, execution sets the IX register to 7856 H and the stack pointer XSP to 0102 H .


## POP SR

<Pop SR>

Operation: $\quad \mathrm{SR} \leftarrow(\mathrm{XSP}+)$

Description: Loads the contents of the address specified by the stack pointer XSP to status register. Then increments the contents of the stack pointer XSP by 2.

Details:

|  | Size <br> Word | Long word | Mnemonic | Code |
| :---: | :---: | :---: | :---: | :---: |
| Byte | Word |  |  |  |
| $\times$ | 0 | $\times$ | POP | SR |

Flags:

$\mathrm{S}=$
$\mathrm{Z}=$
$\mathrm{H}=$
$\mathrm{V}=\{$ Contents of the memory address specified by the stack pointer XSP are set.
$\mathrm{N}=$
$\mathrm{C}=$

Note1: $\quad$ Please execute this instruction during DI condition.
The timing for executing this instruction is delayed by several states than that for fetching the instruction. This is because an instruction queue ( 4 bytes) and pipeline processing method is used.

Note2: The minimum mode is not supported for 900/L1. Therefor, the $\mathrm{SR}<\mathrm{MAX}>$ register must be set to 1 by this instruction.

## PUSH SR

<Push SR>

Operation: $\quad(-\mathrm{XSP}) \leftarrow \mathrm{SR}$

Description: Decrements the contents of the stack pointer XSP by 2. Then loads the contents of status register to the memory address specified by the stack pointer XSP.

Details:

|  | Size <br> Byte | Word | Long word | Code |
| :---: | :---: | :---: | :---: | :---: |
| $\times$ | 0 | $\times$ | PUSH | SR | | $0,0,0,0,0,0,1$ | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |


$\mathrm{S}=$ No change
Z $=$ No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C = No change

## PUSH src

<Push>

Operation: $\quad(-\mathrm{XSP}) \leftarrow \operatorname{src}\left[\begin{array}{ll}\text { In bytes } & : \mathrm{XSP} \leftarrow \mathrm{XSP}-1,(\mathrm{XSP}) \leftarrow \mathrm{src} \\ \text { In words } & : \mathrm{XSP} \leftarrow \mathrm{XSP}-2, \text { (XSP }) \leftarrow \mathrm{src} \\ \text { In long words } & : \mathrm{XSP} \leftarrow \mathrm{XSP}-4,(\mathrm{XSP}) \leftarrow \mathrm{src}\end{array}\right]$

Description: Decrements the stack pointer XSP by the byte length of the operand.
Then loads the contents of sre to the memory address specified by the stack pointer XSP.

Details:

| Byte | Size Word | Long word | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
| - | $\times$ | $\times$ | PUSH | F |  | 0 | 0 | 1 | 1 | 0 | 0 |  |
| - | $\times$ | $\times$ | PUSH | A | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| $\times$ | - | - | PUSH | R | 0 | 0 | 1 | s | 1 |  | R |  |
| - | $\bigcirc$ | $\bigcirc$ | PUSH | r | 1 | 1 | z | $z$ | 1 | r |  |  |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| - | - | $\times$ | PUSH<W> | \# | 0 | 0 | 0 | 0 | 1 | 0 | $z$ | 1 |
|  |  |  |  |  | \#<7:0> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<15:8> |  |  |  |  |  |  |  |
| - | - | $\times$ | PUSH<W> | (mem) | 1 | m | 0 | $z$ | m | m | m | m |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |


$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=\mathrm{No}$ change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
$\mathrm{C}=$ No change

Execution example: PUSH HL
When the stack pointer $\mathrm{XSP}=0100 \mathrm{H}$ and the HL register $=1234 \mathrm{H}$, execution changes address 00 FEH to 34 H , address 00 FFH to 12 H , and sets the stack pointer XSP to 00FEH.


## RCF

<Reset Carry Flag>

Operation: $\quad \mathrm{CY} \leftarrow 0$

Description: Resets the carry flag to 0 .

Details:
Mnemonic Code

RCF
0,0 , 0 , 1,0 , 0 , 0 , 0

Flags: \begin{tabular}{c}
\multicolumn{9}{c}{S Z H V } \& N \& C <br>

| - | - | 0 | - | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- |

\end{tabular}

$\mathrm{S}=$ No change
$Z=$ No change
$\mathrm{H}=$ Reset to 0 .
$\mathrm{V}=$ Reset to 0 .
$\mathrm{N}=\mathrm{No}$ change
C $=$ Reset to 0 .

## RES num, dst <br> <Reset>

Operation: $\quad$ dst $<$ num $>\leftarrow 0$

Description: Resets bit num of dst to 0 .

Details:

|  | Size |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | RES | \#4, r | 1 | 1 | 0 | z | 1 |  | $r$ |  |
|  |  |  |  |  | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | 0 | 0 | 0 | 0 |  | \# | 4 |  |
| $\bigcirc$ | $\times$ | $\times$ | RES | \#3, (mem) | 1 | m | 1 | 1 | m | m | m | m |
|  |  |  |  |  | 1 | 0 | 1 | 1 | 0 |  | \#3 |  |


$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C = No change

Execution example: RES 5, (100H)
When the contents of memory at address $100 \mathrm{H}=00100111 \mathrm{~B}$ (binary), execution sets the contents to 00000111B (binary).


## RET condition

## <Return>

Operation: If cc is true, then the 32 -bit $\mathrm{PC} \leftarrow(\mathrm{XSP}), \mathrm{XSP} \leftarrow \mathrm{XSP}+4$.

Description: Pops the return address from the stack area to the program counter when the operand condition is true.

Details:

Mnemonic Code

RET

RET cc

| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 1 |  |  |  | $c$ | $c$ |  |  |

Flags: $\quad$| S | Z | H | V | N | C |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |


$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=\mathrm{No}$ change
$\mathrm{V}=\mathrm{No}$ change
$\mathrm{N}=\mathrm{No}$ change
$\mathrm{C}=$ No change

Execution example: RET
When the stack pointer XSP $=0 \mathrm{FCH}$ and the contents of memory at address $0 \mathrm{FCH}=9000 \mathrm{H}$ (long word data), execution sets the stack pointer XSP to 100 H and jumps (returns) to address 9000 H .

## RETD num

<Return and Deallocate>

Operation: $\quad 32$-bit $\mathrm{PC} \leftarrow(\mathrm{XSP}), \mathrm{XSP} \leftarrow \mathrm{XSP}+4, \mathrm{XSP} \leftarrow \mathrm{XSP}+$ num

Description: Pops the return address from the stack area to the program counter. Then increments the stack pointer XSP by signed num.

Details:
Mnemonic Code

RETD d16

| $0,0,0,0,1,1,1,1$ |  |
| :---: | :---: |
| d<7:0> |  |
| d<15:8> |  |

Flags:

$\mathrm{S}=$ No change
Z $=$ No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C = No change

Execution example: RETD 8
When the stack pointer XSP $=0 \mathrm{FCH}$ and the contents of memory at address $0 \mathrm{FCH}=9000 \mathrm{H}$ (long word data) in minimum mode, execution sets the stack pointer XSP to $0 \mathrm{FCH}+4+8 \rightarrow 108 \mathrm{H}$ and jumps (returns) to address 9000 H .
Usage of the RETD instruction is shown below. In this example, the 8-bit parameter is pushed to the stack before the subroutine call. After the subroutine processing complete, the used parameter area is deleted by the RETD instruction.


## RETI

<Return from Interrupt>

Operation: $\quad \mathrm{SR} \leftarrow(\mathrm{XSP}), 32$-bit $\mathrm{PC} \leftarrow(\mathrm{XSP}+2), \mathrm{XSP} \leftarrow \mathrm{XSP}+6$
After the above operation is executed, the 900/L1 decrement a value of interrupt nesting counter INTNEST by 1 .

Description: Pops data from the stack area to status register and program counter.
After the above operation is executed, the 900/L1 decrement a value of interrupt nesting counter INTNEST by 1 .

Details:
Mnemonic Code

RETI
Flags:

$\mathrm{S}=$ The value popped from the stack area is set.
$\mathrm{Z}=$ The value popped from the stack area is set.
$\mathrm{H}=$ The value popped from the stack area is set.
$\mathrm{V}=$ The value popped from the stack area is set.
$\mathrm{N}=$ The value popped from the stack area is set.
$\mathrm{C}=$ The value popped from the stack area is set.

## RL num, dst

<Rotate Left>

Operation: $\quad\{$ CY \& dst $\leftarrow$ left rotates the value of CY \& dst $\}$ Repeat num

Description: Rotates left the contents of the linked carry flag and dst. Repeats the number of times specified in num.

Description figure:


Details:

|  | Size |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  | RL | \#4, r | 1 | 1 | z | z | 1 |  | $r$ |  |
|  |  |  | 1 | 1 |  |  | 1 | 0 | 1 | 0 | 1 | 0 |
|  |  |  | 0 | 0 |  |  | 0 | 0 |  | \# | 4 |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | RL | A, r | 1 | 1 | z | z | 1 |  | $r$ |  |
|  |  |  |  |  | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| $\bigcirc$ | $\bigcirc$ | $\times$ | RL<W> | (mem) | 1 | m | 0 | z | m | m | m | m |
|  |  |  |  |  | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |

Note: When the number of rotates is specified by the A register, the value of the lower 4 bits of the A register is used. Specifying 0 rotates 16 times. When dst is memory, rotating is performed only once.

$\mathrm{S}=\mathrm{MSB}$ value of dst after rotate is set.
$\mathrm{Z}=1$ is set when the contents of dst after rotate is 0 , otherwise 0 .
$\mathrm{H}=$ Reset to 0 .
$\mathrm{V}=1$ is set when the parity (number of 1 s ) of dst is even after rotate, otherwise 0 .
If the perand is 32 bits, an undefined value is set.
$\mathrm{N}=$ Reset to 0 .
$\mathrm{C}=$ The value after rotate is set.

Execution example: RL 4, HL
When the HL register $=6230 \mathrm{H}$ and the carry flag $=1$, execution sets the HL register to 230 BH and the carry flag to 0 .

## RLC num, dst

<Rotate Left without Carry>

Operation: $\quad\{\mathrm{CY} \leftarrow \mathrm{dst}<\mathrm{MSB}>$, dst $\leftarrow$ left rotate value of dst $\}$ Repeat num

Description: Loads the contents of the MSB of dst to the carry flag and rotates left the contents of dst. Repeats the number of times specified in num.

Description figure:


Details:

|  | Size |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  | RLC | \#4, r | 1 | 1 | z | z | 1 |  | $r$ |  |
|  |  |  | 1 | 1 |  |  | 1 | 0 | 1 | 0 | 0 | 0 |
|  |  |  | 0 | 0 |  |  | 0 | 0 |  | \# | 4 |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | RLC | A, r | 1 | 1 | z | z | 1 |  | $r$ |  |
|  |  |  |  |  | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| $\bigcirc$ | $\bigcirc$ | $\times$ | RLC<W> | (mem) | 1 | m | 0 | z | m | m | m | m |
|  |  |  |  |  | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |

Note: $\quad$ When the number of rotates is specified by the A register, the value of the lower 4 bits of the A register is used. Specifying 0 rotates 16 times.
When dst is memory, rotating is performed only once.
Flags:

| S | Z | H | V | N | C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | 0 | $*$ | 0 | $*$ |

$\mathrm{S}=\mathrm{MSB}$ value of dst after rotate is set.
$\mathrm{Z}=1$ is set when the contents of dst after rotate is 0 , otherwise, 0 .
$\mathrm{H}=$ Reset to 0 .
$\mathrm{V}=1$ is set when the parity (number of 1 s ) of dst is even after rotate.
If the operand is 32 bits, an undefined value is set.
$\mathrm{N}=$ Reset to 0 .
$\mathrm{C}=$ MSB value of dst before the last rotate is set.

Execution example: RLC 4, HL
When the HL register $=1230 \mathrm{H}$, execution sets the HL register to 2301 H and the carry flag to 1 .

## RLD dst1, dst2

<Rotate Left Digit>

Operation: $\quad$ dst $1<3: 0\rangle \leftarrow$ dst $2<7: 4>$, dst $2<7: 4>\leftarrow$ dst $2<3: 0>$, dst $2<3: 0>\leftarrow$ dst1 $<3: 0>$

Description: Rotates left the lower 4 bits of dst1 and the contents of dst2 in units of 4 bits.

Description figure:


Details:

| Byte | Size |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Word | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\times$ | $\times$ | RLD | [A,] (mem) | 1 | m | 0 | 0 | m | m | m | m |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |

Flags:

| S | Z |  |  | H | V |  | N | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | 0 | $*$ | 0 | - |  |  |  |

$\mathrm{S}=\mathrm{MSB}$ value of the A register after rotate is set.
$\mathrm{Z}=1$ is set when the contents of the A register after the rotate are 0 , otherwise 0 .
$\mathrm{H}=$ Reset to 0 .
$\mathrm{V}=1$ is set when the parity (number of 1 s ) of the A register is even after the rotate, otherwise 0 .
$\mathrm{N}=$ Reset to 0 .
$\mathrm{C}=$ No change

Execution example: RLD A, (100H)
When the A register $=12 \mathrm{H}$ and the contents of memory at address $100 \mathrm{H}=$ 34 H , execution sets the A register to 13 H and the contents of memory at address 100 H to 42 H .

## RR num, dst

<Rotate Right>

Operation: $\quad\{\mathrm{CY} \& \mathrm{dst} \leftarrow$ right rotates the value of CY \& dst\} Repeat num

Description: Rotates right the linked contents of the carry flag and dst. Repeats the number of times specified in num.

Description figure:


Details:


Note: $\quad$ When the number of rotates is specified by the A register, the value of the lower 4 bits of the A register is used. Specifying 0 rotates 16 times. When dst is memory, rotating is performed only once.

$\mathrm{S}=\mathrm{MSB}$ value of dst after rotate is set.
$\mathrm{Z}=1$ is set when the contents of dst after rotate is 0 , otherwise 0 .
$\mathrm{H}=$ Reset to 0 .
$\mathrm{V}=1$ is set when the parity (number of 1 s ) of dst is even after the rotate, otherwise 0 .
If the operand is 32 bits, an undefined value is set.
$\mathrm{N}=$ Reset to 0.
$\mathrm{C}=$ The value after rotate is set.

Execution example: RR 4, HL
When the HL register $=6230 \mathrm{H}$ and the carry flag $=1$, execution sets the HL register to 1623 H and the carry flag to 0 .

## RRC num, dst

<Rotate Right without Carry>

Operation: $\quad\{\mathrm{CY} \leftarrow \mathrm{dst}<\mathrm{LSB}>$, dst $\leftarrow$ right rotate value of dst $\}$ Repeat num

Description: Loads the contents of the LSB of dst to the carry flag and rotates the contents of dst to the right. Repeats the number of times specified in num.

Description figure:


Details:

|  | Size |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  | RRC | \#4, r | 1 | 1 | z | z | 1 |  | $r$ |  |
|  |  |  | 1 | 1 |  |  | 1 | 0 | 1 | 0 | 0 | 1 |
|  |  |  | 0 | 0 |  |  | 0 | 0 |  | \# | 4 |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | RRC | A, r | 1 | 1 | z | z | 1 |  | $r$ |  |
|  |  |  |  |  | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| $\bigcirc$ | $\bigcirc$ | $\times$ | RRC<W> | (mem) | 1 | m | 0 | z | m | m | m | m |
|  |  |  |  |  | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |

Note: When the number of rotates num is specified by the A register, the value of the lower 4 bits of the A register is used as the number of rotates.
Specifying 0 rotates 16 times. When dst is memory, rotating is only once.

$\mathrm{S}=$ MSB value of dst after rotate is set.
$\mathrm{Z}=1$ is set when the contents of dst after rotate is 0 , otherwise 0 .
$\mathrm{H}=$ Reset to 0 .
$\mathrm{V}=1$ is set when the parity (number of 1 s ) of dst is even after rotate, otherwise 0 .
If the operand is 32 bits, an undefined value is set.
$\mathrm{N}=$ Reset to 0 .
$\mathrm{C}=\mathrm{MSB}$ value of dst before the last rotate is set.

Execution example: RRC 4, HL
When the HL register $=1230 \mathrm{H}$, execution sets the HL register to 0123 H and the carry flag to 0 .

## RRD dst1, dst2

<Rotate Right Digit>

Operation: $\quad \mathrm{dst} 1<3: 0>\leftarrow \mathrm{dst} 2<3: 0>$, dst $2<7: 4>\leftarrow \mathrm{dst} 1<3: 0>$, dst $2<3: 0>\leftarrow \mathrm{dst} 2<7: 4>$

Description: Rotates right the lower 4 bits of dst1 and the contents of dst2 in units of 4 bits.

Description figure:


Details:

| Byte | Size |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Word | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\times$ | $\times$ | RRD | [ $\mathrm{A}, \mathrm{]}$ (mem) | 1 | m | 0 | 0 | m | m | m | m |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |

Flags:

| S | Z |  |  | H | V |  | N | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | 0 | $*$ | 0 | - |  |  |  |

$\mathrm{S}=\mathrm{MSB}$ value of the A register after rotate is set.
$\mathrm{Z}=1$ is set when the contents of the A register after rotate is 0 , otherwise 0 .
$\mathrm{H}=$ Reset to 0 .
$\mathrm{V}=1$ is set when the parity (number of 1 s ) of the A register is even after rotate, otherwise 0 .
$\mathrm{N}=$ Reset to 0 .
C = No change

Execution example: RRD A, (100H)
When the A register $=12 \mathrm{H}$ and the contents of memory at address $100 \mathrm{H}=$ 34 H , execution sets the A register to 14 H and the contents of memory at address 100 H to 23 H .

## SBC dst, src

<Subtract with Carry>

Operation: $\quad \mathrm{dst} \leftarrow \mathrm{dst}-\mathrm{src}-\mathrm{CY}$

Description: Subtracts the contents of src and the carry flag from those of dst, and loads the result to dst.

Details:

|  |  |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | SBC | R, r | 1 | 1 | z | z | 1 |  | $r$ |  |
|  |  |  |  |  | 1 | 0 | 1 | 1 | 0 |  | R |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | SBC | r, \# | 1 | 1 | z | z | 1 |  | $r$ |  |
|  |  |  |  |  | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |
|  |  |  |  |  | \#<7:0> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<15:8> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<23:16> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<31:24> |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | SBC | R, (mem) | 1 | m | z | z | m | m | m | m |
|  |  |  |  |  | 1 | 0 | 1 | 1 | 0 |  | R |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | SBC | (mem), R | 1 | m | Z | z | m | m | m | m |
|  |  |  |  |  | 1 | 0 | 1 | 1 | 1 |  | R |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | SBC<W> | (mem), \# | 1 | m | 0 | z | m | m | m | m |
|  |  |  |  |  | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |
|  |  |  |  |  | \#<7:0> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<15:8> |  |  |  |  |  |  |  |

Flags:

$S=$ MSB value of the result is set.
$\mathrm{Z}=1$ is set when the result is 0 , otherwise 0 .
$\mathrm{H}=1$ is set when a borrow from bit 3 to bit 4 occurs as a result, otherwise 0 .
When the operand is 32 bits, an undefined value is set.
$\mathrm{V}=1$ is set when an overflow occurs as a result, otherwise 0 .
$\mathrm{N}=1$ is set.
$\mathrm{C}=1$ is set when a borrow from the MSB occurs as a result, otherwise 0 .

Execution example: $\quad$ SBC HL, IX
When the HL register is 7654 H , the IX register $=5000 \mathrm{H}$, and the carry flag $=1$, execution sets the HL register to 2653 H .


## SCC condition, dst <br> <Set Condition Code>

Operation: If cc is true, then dst $\leftarrow 1$ else dst $\leftarrow 0$.

Description: Loads 1 to dst when the operand condition is true; when false, 0 is loaded to dst.

Details:

| Byte | Size <br> Word |  | Mnemonic |  | Code |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Long word |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | SCC | cc, r | 1 | 1 | 0 | z | 1 |  | r |
|  |  |  |  |  | 0 | 1 | 1 | 1 |  | c | c |

Flags:

$\mathrm{S}=$ No change
Z $=$ No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C = No change

Execution example: SCC OV, HL
When the contents of the V flag $=1$, execution sets the HL register to 0001 H .

# SCF <br> <Set Carry Flag> 

Operation: $\quad \mathrm{CY} \leftarrow 1$

Description: Sets the carry flag to 1.

Details:

Mnemonic Code

SCF
$0,0,0,1,0,0,0,1$
Flags: $\quad \mathrm{S} \quad \mathrm{Z} \quad \mathrm{H} \quad \mathrm{V} \quad \mathrm{N} \quad \mathrm{C}$

$\mathrm{S}=$ No change
$\mathrm{Z}=$ No change
$\mathrm{H}=$ Reset to 0 .
$\mathrm{V}=$ No change
$\mathrm{N}=$ Reset to 0 .
C $=$ Set to 1 .

## SET num, dst <br> <Set>

Operation: $\quad$ dst $<$ num $>\leftarrow 1$

Description: Sets bit num of dst to 1 .

Details:

|  | Size |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ |  |  | SET | \#4, r | 1 | 1 | 0 | z | 1 |  | $r$ |  |
|  |  |  | 0 | 0 |  |  | 1 | 1 | 0 | 0 | 0 | 1 |
|  |  |  | 0 | 0 |  |  | 0 | 0 |  | \# | 4 |  |
| $\bigcirc$ | $\times$ | $\times$ | SET | \#3, (mem) | 1 | m | 1 | 1 | m | m | m | m |
|  |  |  |  |  | 1 | 0 | 1 | 1 | 1 |  | \#3 |  |


$\mathrm{S}=$ No change
$\mathrm{Z}=$ No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C = No change

Execution example: SET 5, (100H)
When the contents of memory at address $100 \mathrm{H}=00000000 \mathrm{~B}$ (binary), execution sets the contents of memory at address 100 H to 00100000B (binary).


## SLA num, dst

<Shift Left Arithmetic>

Operation: $\quad\{\mathrm{CY} \leftarrow \mathrm{dst}<\mathrm{MSB}>$, dst $\leftarrow$ left shift value of dst, dst $<\mathrm{LSB}>\leftarrow 0\}$ Repeat num

Description: Loads the contents of the MSB of dst to the carry flag, shifts left the contents of dst, and loads 0 to the LSB of dst. Repeats the number of times specified in num.

Description chart:


Details:

| Byte | Size <br> Word |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | SLA | \#4, r | 1 | 1 | z | z | 1 |  | $r$ |  |
|  |  |  |  |  | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
|  |  |  |  |  | 0 | 0 | 0 | 0 |  | \# | 4 |  |
| - | $\bigcirc$ | $\bigcirc$ | SLA | A, r | 1 | 1 | z | z | 1 |  | r |  |
|  |  |  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
| $\bigcirc$ | $\bigcirc$ | $\times$ | SLA<W> | (mem) | 1 | m | 0 | z | m | m | m | m |
|  |  |  |  |  | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |

Note: When the number of shifts, num, is specified by the A register, the value of the lower 4 bits of the A register is used. Specifying 0 shifts 16 times. When dst is memory, shifting is performed only once.

Flags:

$\mathrm{S}=\mathrm{MSB}$ value of dst after shift is set.
$\mathrm{Z}=1$ is set when the contents of dst after shift is 0 , otherwise 0 .
$\mathrm{H}=$ Reset to 0 .
$\mathrm{V}=1$ is set when the parity (number of 1 s ) of dst is even after shifting, otherwise 0 . If the operand is 32 bits, an undefined value is set.
$\mathrm{N}=$ Reset to 0 .
$\mathrm{C}=$ MSB value of dst before the last shift is set.

Execution example: SLA 4, HL
When the HL register $=1234 \mathrm{H}$, execution sets the HL register to 2340 H and the carry flag to 1 .

## SLL num, dst <br> <Shift Left Logical>

Operation: $\quad\{\mathrm{CY} \leftarrow \mathrm{dst}<\mathrm{MSB}>$, dst $\leftarrow$ left shift value of dst, dst $<\mathrm{LSB}>\leftarrow 0\}$ Repeat num

Description: Loads the contents of the MSB of dst to the carry flag, shifts left the contents of dst, and loads 0 to the MSB of dst. Repeats the number of times specified in num.

Description chart:


Details:

| Byte | Size <br> Word |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | SLL | \#4, r | 1 | 1 | z | z | 1 |  | $r$ |  |
|  |  |  |  |  | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |
|  |  |  |  |  | 0 | 0 | 0 | 0 |  | \# | 4 |  |
| - | $\bigcirc$ | $\bigcirc$ | SLL | A, r | 1 | 1 | z | z | 1 |  | r |  |
|  |  |  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| $\bigcirc$ | $\bigcirc$ | $\times$ | SLL<W> | (mem) | 1 | m | 0 | $z$ | m | m | m | m |
|  |  |  |  |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |

Note: When the number of shifts, num, is specified by the A register, the value of the lower 4 bits of the A register is used. Specifying 0 shifts 16 times. When dst is memory, shifting is performed only once.

Flags:

$\mathrm{S}=\mathrm{MSB}$ value of dst after shift is set.
$\mathrm{Z}=1$ is set when the contents of dst after shift is 0 , otherwise 0 .
$\mathrm{H}=$ Reset to 0 .
$\mathrm{V}=1$ is set when the parity (number of 1 s ) of dst is even after shifting, otherwise 0 . If the operand is 32 bits, an undefined value is set.
$\mathrm{N}=$ Reset to 0 .
$\mathrm{C}=$ MSB value of dst before the last shift is set.

Execution example: SLL 4, HL
When the HL register $=1234 \mathrm{H}$, execution sets the HL register to 2340 H and the carry flag to 1 .

## SRA num, dst <br> <Shift Right Arithmetic>

Operation: $\quad\{\mathrm{CY} \leftarrow \mathrm{dst}<\mathrm{MSB}>$, dst $\leftarrow$ right shift value of dst, dst $<\mathrm{MSB}>$ is fixed $\}$ Repeatnum
Description: Loads the contents of the LSB of dst to the carry flag and shifts right the contents of dst (MSB is fixed). Repeats the number of times specified in num.

Description chart:


Details:

|  | Size |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  | SRA | \#4, r | 1 | 1 | Z | z | 1 |  | $r$ |  |
|  |  |  | 1 | 1 |  |  | 1 | 0 | 1 | 1 | 0 | 0 |
|  |  |  | 0 | 0 |  |  | 0 | 0 |  | \# | 4 |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | SRA | A, r | 1 | 1 | Z | z | 1 |  | $r$ |  |
|  |  |  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| $\bigcirc$ | $\bigcirc$ | $\times$ | SRA<W > | (mem) | 1 | m | 0 | z | m | m | m | m |
|  |  |  |  |  | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |

Note: When the number of shifts, num, is specified by the A register, the value of the lower 4 bits of the A register is used. Specifying 0 shifts 16 times. When dst is memory, shifting is performed only once.

$\mathrm{S}=\mathrm{MSB}$ value of dst after shift is set.
$\mathrm{Z}=1$ is set when the contents of dst after shift is 0 , otherwise 0 .
$\mathrm{H}=$ Reset to 0 .
$\mathrm{V}=1$ is set when the parity (number of 1 s ) of dst is even after shift, otherwise 0 .
If the operand is 32 bits, an undefined value is set.
$\mathrm{N}=$ Reset to 0 .
$\mathrm{C}=\mathrm{LSB}$ value of dst before the last shift is set.

Execution example: SRA 4, HL
When the HL register $=8230 \mathrm{H}$, execution sets the HL register to F 823 H and the carry flag to 0 .

## SRL num, dst

<Shift Right Logical>

Operation: $\quad\{\mathrm{CY} \leftarrow \mathrm{dst}<\mathrm{LSB}>$, dst $\leftarrow$ right shift value of dst, dst $<\mathrm{MSB}>\leftarrow 0\}$ Repeat num

Description: Loads the contents of the LSB of dst to the carry flag, shifts right the contents of dst, and loads 0 to the MSB of dst. Repeats the number of times specified in num.

Description chart:


Details:

|  | Size |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  | SRL | \#4, r | 1 | 1 | z | z | 1 |  | $r$ |  |
|  |  |  | 1 | 1 |  |  | 1 | 0 | 1 | 1 | 1 | 1 |
|  |  |  | 0 | 0 |  |  | 0 | 0 |  | \# | 4 |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | SRL | A, r | 1 | 1 | Z | z | 1 |  | $r$ |  |
|  |  |  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| $\bigcirc$ | $\bigcirc$ | $\times$ | SRL<W> | (mem) | 1 | m | 0 | z | m | m | m | m |
|  |  |  |  |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Note: When the number of shifts, num, is specified by the A register, the value of the lower 4 bits of the A register is used. Specifying 0 shifts 16 times. When dst is memory, shifting is performed only once.

Flags:

| S |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Z | H | H | N | C |  |
| $*$ | $*$ | 0 | $*$ | 0 | $*$ |

$\mathrm{S}=\mathrm{MSB}$ value of dst after shift is set.
$\mathrm{Z}=1$ is set when the contents of dst after shift is 0 , otherwise 0 .
$\mathrm{H}=$ Reset to 0 .
$\mathrm{V}=1$ is set when the parity (number of 1 s ) of dst is even after shift, otherwise 0 .
If the operand is 32 bits, an undefined value is set.
$\mathrm{N}=$ Reset to 0 .
$\mathrm{C}=\mathrm{LSB}$ value of dst before the last shift is set.

Execution example: SRL 4, HL
When the HL register $=1238 \mathrm{H}$, execution sets the HL register to 0123 H and the carry flag to 1 .

## STCF num, dst <br> <Store Carry Flag>

Operation: $\quad$ dst<num $>\leftarrow \mathrm{CY}$

Description: Loads the contents of the carry flag to bit num of dst.

Details:

|  | Size |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ |  |  | STCF | \#4, r | 1 | 1 | 0 | z | 1 |  | r |  |
|  |  |  | 0 | 0 |  |  | 1 | 0 | 0 | 1 | 0 | 0 |
|  |  |  | 0 | 0 |  |  | 0 | 0 |  | \# | 4 |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | STCF | A, r | 1 | 1 | 0 | z | 1 |  | $r$ |  |
|  |  |  |  |  | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 |
| $\bigcirc$ | $\times$ | $\times$ | STCF | \#3, (mem) | 1 | m | 1 | 1 | m | m | m | m |
|  |  |  |  |  | 1 | 0 | 1 | 0 | 0 |  | \#3 |  |
| $\bigcirc$ | $\times$ | $\times$ | STCF | A, (mem) | 1 | m | 1 | 1 | m | m | m | m |
|  |  |  |  |  | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 |

Note: $\quad$ When bit num is specified by the A register, the value of the lower 4 bits of the A register is used. When the operand is a byte and the value of the lower 4 bits of bit num is from 8 to 15 , the operand value does not change.

Flags: | S | Z H V | V | C |
| :--- | :--- | :--- | :--- | :--- | :--- |

$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=\mathrm{No}$ change
$\mathrm{V}=\mathrm{No}$ change
$\mathrm{N}=\mathrm{No}$ change
$\mathrm{C}=$ No change

Execution example: STCF 5, (100H)
When the contents of memory at address $100 \mathrm{H}=00 \mathrm{H}$ and the carry flag $=$ 1 , execution sets the contents of memory at address 100 H to 00100000 B (binary).


## SUB dst, src <br> <Subtract>

Operation: $\quad$ dst $\leftarrow$ dst - src

Description: Subtracts the contents of src from those of dst and loads the result to dst.

Details:

|  | Size |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  | 11 |  | z | z | 1 | r |  |  |
|  |  |  |  |  | 1 | 0 | 1 | 0 | 0 | R |  |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | SUB | r, \# | 1 | 1 | z | z | 1 | r |  |  |
|  |  |  |  |  | 11 |  | 0 | 01 |  | 0 | 1 | 0 |
|  |  |  |  |  | \#<7:0> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<15:8> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<23:16> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<31:24> |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | SUB | R, (mem) | 1 | m | z | z | m | m | m | m |
|  |  |  |  |  |  | 0 | 1 | 0 | 0 | R |  |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | SUB | (mem), R | 1 | m | z | z | m | m | m | m |
|  |  |  |  |  |  | 10 | 1 | 0 | 1 | R |  |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | SUB<W> | (mem), \# | 1 | m | 0 | z | m | m | m | m |
|  |  |  |  |  | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 |
|  |  |  |  |  | \#<7:0> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<15:8> |  |  |  |  |  |  |  |

Flags:

$\mathrm{S}=\mathrm{MSB}$ value of the result is set.
$\mathrm{Z}=1$ is set when the result is 0 , otherwise 0 .
$\mathrm{H}=1$ is set when a borrow from bit 3 to bit 4 occurs as a result, otherwise 0 .
When the operand is 32 bits, an undefined value is set.
$\mathrm{V}=1$ is set when an overflow occurs as a result, otherwise 0 .
$\mathrm{N}=1$ is set.
$\mathrm{C}=1$ is set when a borrow from MSB occurs as a result, otherwise 0.

## Execution example: SUB HL, IX

When the HL register $=7654 \mathrm{H}$ and the IX register $=5000 \mathrm{H}$, execution sets the HL register to 2654 H .


## SWI num

<Software Interrupt>

Operation: 1) $\mathrm{XSP} \leftarrow \mathrm{XSP}-6$
2) $(\mathrm{XSP}) \leftarrow \mathrm{SR}$
3) $(\mathrm{XSP}+2) \leftarrow 32$ bit PC
4) $\mathrm{PC} \leftarrow$ (Address refer to vector + num $\times 4$ )

Note: Address refer to vector is defined for each product.

Description: Saves to the stack area the contents of the status register and contents of the program counter which indicate the address next to the SWI instruction. Finally, jumps to vector is indicated address refer to vector.

Details:


Note 1: A value from 0 to 7 can be specified as the operand value. When the operand coding is omitted, SWI 7 is assumed.

Note 2: The status register structure is as shown below.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYSM | IFF2 | IFF1 | IFF0 | MAX | RFP2 | RFP1 | RFP0 | S | Z | 0 | H | 0 | V | N | C |


$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C = No change

Execution example: SWI 5
When the stack pointer $\mathrm{XSP}=100 \mathrm{H}$, the status register $=8800 \mathrm{H}$, executing the above instruction at memory address 8400 H writes the contents of the previous status register 8800 H in memory address 00 FAH , and the contents of the program counter 00008401 H in memory address 00 FCH , then jumps to address FFFF20H.


## TSET num, dst <br> <Test and Set>

Operation: $\quad \mathrm{Z}$ flag $\leftarrow$ inverted value of dst <num> dst $<$ num $>\leftarrow 1$

Description: Loads the inverted value of the bit num of dst to the Z flag. Then the bit num of dst is set to 1 .

Details:


Flags: $\quad$| S | Z | H | V | N | C |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | x |  |  | 1 |  |  |

| $\times$ | $*$ | 1 | $\times$ | 0 | - |
| :---: | :---: | :---: | :---: | :---: | :---: |

$S=A n$ undefined value is set.
$\mathrm{Z}=$ The inverted value of the src <num> is set.
H = Set to 1
$\mathrm{V}=\mathrm{An}$ undefined value is set.
$\mathrm{N}=$ Set to 0
C = No change

Execution example: When the contents of memory at address $100 \mathrm{H}=00100000 \mathrm{~B}$ (binary), TSET 3, $(100 \mathrm{H})$ execution sets the Z flag to 1 , the contents of memory at address $100 \mathrm{H}=00101000 \mathrm{~B}$ (binary).


| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| address 100 H (after execution) |  |  |  |  |  |  |  |

## UNLK dst

<Unlink>

Operation: $\quad \mathrm{XSP} \leftarrow$ dst, dst $\leftarrow(\mathrm{XSP}+)$

Description: Loads the contents of dst to the stack pointer XSP, then pops long word data from the stack area to dst. Used paired with the Link instruction.

Details:

| Byte | Size |  | Mnemonic |  | Code |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Word | Long word |  |  |  |  |
| $\times$ | $\times$ | $\bigcirc$ | UNLK | r | $1,1,1,0,1$ | 1 r , |
|  |  |  |  |  | $0,0,0,0,1$ | 10,1 |

Flags:

$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=$ No change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C = No change

Execution example: UNLK XIZ
As a result of executing this instruction after executing the Link instruction, the stack pointer XSP and the XIZ register revert to the same values they had before the Link instruction was executed. (For details of the Link instruction, see page 101)

## XOR dst, src

<Exclusive OR>

Operation: $\quad \mathrm{dst} \leftarrow \mathrm{dst}$ XOR src
Description: Exclusive ors the contents of dst with those of src and loads the result to dst.

| (Truth table) |
| :--- |
| A |
| 0 |

Details:

|  |  |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  | XOR | R, r | 1 | 1 | z | z | 1 |  | $r$ |  |
|  |  |  | 1 | 1 |  |  | 0 | 1 | 0 |  | R |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | XOR | r, \# | 1 | 1 | z | z | 1 |  | $r$ |  |
|  |  |  |  |  | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |
|  |  |  |  |  | \#<7:0> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<15:8> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<23:16> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<31:24> |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | XOR | R, (mem) | 1 | m | z | z | m | m | m | m |
|  |  |  |  |  | 1 | 1 | 0 | 1 | 0 |  | R |  |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | XOR | (mem), R | 1 | m | z | z | m | m | m | m |
|  |  |  |  |  | 1 | 1 | 0 | 1 | 1 |  | R |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | XOR<W> | (mem), \# | 1 | m | 0 | z | m | m | m | m |
|  |  |  |  |  | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 |
|  |  |  |  |  | \#<7:0> |  |  |  |  |  |  |  |
|  |  |  |  |  | \#<15:8> |  |  |  |  |  |  |  |

Flags:

| S |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Z | H | V |  |  |  | N | C |
| $*$ | $*$ | 0 | $*$ | 0 | 0 |  |  |  |

$\mathrm{S}=\mathrm{MSB}$ value of the result is set.
$\mathrm{Z}=1$ is set when the result is 0 , otherwise 0 .
$\mathrm{H}=$ Reset to 0 .
$\mathrm{V}=1$ is set when the parity (number of 1 s ) of dst is even as a result, otherwise 0 . If the operand is 32 bits, an undefined value is set.
$\mathrm{N}=$ Cleared to 0.
C $=$ Cleared to 0 .

Execution example: XOR HL, IX
When the HL register $=7350 \mathrm{H}$ and the IX register $=3456 \mathrm{H}$, execution sets the HL register to 4706 H .
$0111001101010000 \leftarrow$ HL register (before execution)
XOR) $00110100 \quad 0101 \quad 0110 \leftarrow$ IX register (before execution)
$010001110000 \quad 0110 \leftarrow$ HL register (after execution)

## XORCF num, src

<Exclusive OR Carry Flag>

Operation: $\quad \mathrm{CY} \leftarrow \mathrm{CY}$ XOR src<num>

Description: Exclusive ors the contents of the carry flag and bit num of src, and loads the result to the carry flag.

Details:

|  | Size |  | Mnemonic |  | Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Word | Long word |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ |  |  | XORCF | \#4, r | 1 | 1 | 0 | z | 1 |  | $r$ |  |
|  |  |  | 0 | 0 |  |  | 1 | 0 | 0 | 0 | 1 | 0 |
|  |  |  | 0 | 0 |  |  | 0 | 0 |  | \# | 4 |  |
| $\bigcirc$ | $\bigcirc$ | $\times$ | XORCF | A, r | 1 | 1 | 0 | z | 1 |  | $r$ |  |
|  |  |  |  |  | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| $\bigcirc$ | $\times$ | $\times$ | XORCF | \#3, (mem) | 1 | m | 1 | 1 | m | m | m | m |
|  |  |  |  |  | 1 | 0 | 0 | 1 | 0 |  | \#3 |  |
| $\bigcirc$ | $\times$ | $\times$ | XORCF | A, (mem) | 1 | m | 1 | 1 | m | m | m | m |
|  |  |  |  |  | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |

Note: $\quad$ When bit num is specified by the A register, the value of the lower 4 bits of the A register is used. When the operand is a byte and the value of the lower 4 bits of bit num is from 8 to 15 , the result is undefined.

$\mathrm{S}=$ No change
Z = No change
$\mathrm{H}=\mathrm{No}$ change
$\mathrm{V}=$ No change
$\mathrm{N}=$ No change
C = The value obtained by exclusive or-ing the contents of the carry flag with those of bit num of src is set.

Execution example: XORCF 6, (100H)
When the contents of memory at address $100 \mathrm{H}=01000000 \mathrm{~B}$ (binary) and the carry flag $=1$, execution sets the carry flag to 0 .


## ZCF

<Zero flag to Carry Flag>

Operation: $\quad \mathrm{CY} \leftarrow$ inverted value of Z flag

Description: Loads the inverted value of the Z flag to the carry flag.

Details:
Mnemonic Code

ZCF

| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Flags:

$\mathrm{S}=$ No change
$\mathrm{Z}=$ No change
$\mathrm{H}=\mathrm{An}$ undefined value is set.
$\mathrm{V}=$ No change
$\mathrm{N}=$ Reset to 0 .
$\mathrm{C}=$ The inverted value of the Z flag is set.

Execution example: ZCF
When the Z flag = 0 , execution sets the carry flag to 1 .


## Appendix B Instruction Lists

- Explanation of symbols used in this document

1. Size

| B | The operand size is in bytes (8 bits) |
| :---: | :--- |
| W | The operand size is in word (16 bits) |
| L | The operand size is in long word (32 bits) |

2. Mnemonic

| R | Eight general-purpose registers including 8/16/32-bit current bank registers. <br> 8 bit register: W, A, B, C, D, E, H, L <br> 16 bit register: WA, BC, DE, HL, IX, IY, IZ, SP <br> 32 bit register: XWA, XBC, XDE, XHL, XIX, XIY, XIZ, XSP |
| :---: | :---: |
| $r$ | 8/16/32-bit registers |
| cr | All 8/16/32-bit CPU control registers DMAS0 to 3, DMAD0 to 3, DMAC0 to 3, DMAM0 to 3, INTNEST |
| A | A register (8 bits) |
| F | Flag registers (8 bits) |
| F' | Inverse flag registers (8 bits) |
| SR | Status registers (16 bits) |
| PC | Program Counter (in minimum mode, 16 bits; in maximum mode, 32 bits) |
| (mem) | 8/16/32-bit memory data |
| mem | Effective address value |
| <W> | When the operand size is a word, W must be specified. |
| [ ] | Operands enclosed in square brackets can be omitted. |
| \# | 8/16/32-bit immediate data. |
| \#3 | 3-bit immediate data: 0 to 7 or 1 to $8 \ldots \ldots$ for abbreviated codes. |
| \#4 | 4-bit immediate data: 0 to 15 or 1 to 16 |
| d8 | 8-bit displacement: -80 H to +7 FH |
| d16 | 16-bit displacement: -8000 H to +7 FFFH |
| cc | Condition code |
| (\#8) | Direct addressing : (00H) to (0FFH) ... 256-byte area |
| (\#16) | 64K-byte area addressing : $(0000 \mathrm{H})$ to (0FFFFH) |
| \$ | A start address of the instruction is located |

3. Code
$\square$
4. Flag (SZHVNC)

| - | Flag doesn't change. |
| :--- | :--- |
| $*$ | Flag changes by executing instruction. |
| 0 | Flag is cleared to 0. |
| 1 | Flag is set to 1. |
| P | Flag changes by executing instruction (It works as parity flag). |
| V | Flag changes by executing instruction (It works as overflow flag). |
| X | An undefined value is set in flag. |

5. Instruction length

Instruction length is represented in byte unit.

| $+\#$ | adds immediate data length. |
| ---: | :--- |
| +M |  |
| $+\# \mathrm{M}$ |  |$\quad$ adds addressing code length. adds immediate data length and addressing code length. 

6. State

Execution processing time of instruction are shown in order of 8 bit, 16 bit, 32 bit processing in status unit.

```
1 state = 2 < 1/f FPPH
```

- 900/L1 Instruction Lists (1/10)
(1) Load

| Group | Size | Mnemonic | Codes (16 hex) | Function | SZHVNC | Length (byte) | State |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LD | BWL <br> BWL <br> BWL <br> BWL <br> BWL <br> BWL <br> BWL | LD $\mathrm{R}, \mathrm{r}$ <br> LD $\mathrm{r}, \mathrm{R}$ <br> LD $\mathrm{r}, \# 3$ <br> LD $\mathrm{R}, \#$ <br> LD $\mathrm{r}, \#$ <br> LD R, (mem) <br> LD (mem), R | $\begin{array}{\|ll} \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : 88+\mathrm{R} \\ \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : 98+\mathrm{R} \\ \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : \mathrm{A} 8+\# 3 \\ 20+\mathrm{zz}+\mathrm{R} & : \# \\ \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : 03: \# \\ 80+\mathrm{zz}+\mathrm{mem} & : 20+\mathrm{R} \\ \mathrm{B0}+\mathrm{mem} & : 40+\mathrm{zz}+\mathrm{R} \\ \hline \end{array}$ | $\begin{aligned} & R \leftarrow r \\ & r \leftarrow R \\ & r \leftarrow \# 3 \\ & R \leftarrow \# \\ & r \leftarrow \# \\ & R \leftarrow \text { (mem) } \\ & (\text { mem }) \leftarrow R \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l} 2 \\ 2 \\ 2 \\ 1+\# \\ 2+\# \\ 2+M \\ 2+M \\ \hline \end{array}$ | $\begin{aligned} & \text { 2. 2. } 2 \\ & \text { 2. } 2.2 \\ & \text { 2. } 2.2 \\ & 2.3 .5 \\ & 3.4 .6 \\ & 4.4 .6 \\ & 4.4 .6 \\ & \hline \end{aligned}$ |
|  | BW- <br> BW- <br> BW- <br> BW- | $\begin{array}{ll} \mathrm{LD}<\mathrm{W}> & (\# 8), \# \\ \mathrm{LD}<\mathrm{W}> & \text { (mem), \# } \\ \mathrm{LD}<\mathrm{W}> & (\# 16),(\mathrm{mem}) \\ \mathrm{LD}<\mathrm{W}> & \text { (mem), (\#16) } \\ \hline \end{array}$ | $\begin{array}{\|ll\|} \hline 08+z & : \# 8: \# \\ B 0+\text { mem } & : 00+z: \# \\ 80+\text { zz + mem }: 19: \# 16 \\ \text { B0 + mem } & : 14+z: \# 16 \\ \hline \end{array}$ | $\begin{array}{\|ll} \hline(\# 8) & \leftarrow \# \\ (\text { mem }) & \leftarrow \# \\ (\# 16) & \leftarrow(\text { mem }) \\ (\text { mem }) & \leftarrow(\# 16) \\ \hline \end{array}$ |  | $\begin{array}{\|l\|} \hline 2+\# \\ 2+\mathrm{M} \# \\ 4+\mathrm{M} \\ 4+\mathrm{M} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 5.6 .- \\ \text { 5. 6. - } \\ \text { 8. 8. - } \\ \text { 8. 8. - } \\ \hline \end{array}$ |
| PUSH | B- <br> B- <br> -WL <br> BWL <br> BW- <br> BW- | $\begin{array}{ll} \hline \text { PUSH } & F \\ \text { PUSH } & A \\ \text { PUSH } & R \\ \text { PUSH } & r \\ \text { PUSH }<W>\text { \# } \\ \text { PUSH }<W>\text { (mem) } \\ \hline \end{array}$ | $\begin{array}{\|ll} 18 & \\ 14 & \\ 18+z z+R & \\ C 8+z z+r & : 04 \\ 09+z & : \# \\ 80+z z+m e m & : 04 \\ \hline \end{array}$ | $\begin{aligned} & (-X S P) \leftarrow F \\ & (-X S P) \leftarrow A \\ & (-X S P) \leftarrow R \\ & (-X S P) \leftarrow r \\ & (-X S P) \leftarrow \# \\ & (-X S P) \leftarrow(\text { mem }) \end{aligned}$ |  | $\begin{array}{\|l} \mid l \\ 1 \\ 1 \\ 1 \\ 2 \\ 1+\# \\ 2+M \\ \hline \end{array}$ | $\begin{aligned} & 3 .-.- \\ & 3 .-.- \\ & -.3 .5 \\ & 4.4 .6 \\ & \text { 4. } 5 .- \\ & \text { 6. 6. - } \end{aligned}$ |
| POP | B-- <br> B-- <br> -WL <br> BWL <br> BW- | $\begin{array}{ll} \text { POP } & \text { F } \\ \text { POP } & A \\ \text { POP } & R \\ \text { POP } & \text { r } \\ \text { POP }<W \text { (mem) } \\ \hline \end{array}$ | $\begin{array}{\|ll} 19 & \\ 15 & \\ 38+z z+\mathrm{R} & \\ \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : 05 \\ \mathrm{~B} 0+\mathrm{em} & : 04+\mathrm{z} \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{F} \leftarrow(\mathrm{XSP}+) \\ & \mathrm{A} \leftarrow(\mathrm{XSP}+) \\ & \mathrm{R} \leftarrow(\mathrm{XSP}+) \\ & \mathrm{r} \leftarrow(\mathrm{XSP}+) \\ & (\mathrm{mem}) \leftarrow(\mathrm{XSP}+) \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l} 1 \\ 1 \\ 1 \\ 2 \\ 2+M \\ \hline \end{array}$ | $\begin{aligned} & \text { 4. -. - } \\ & \text { 4. }-.- \\ & \text {-. 4. } 6 \\ & \text { 5. 5. } 7 \\ & \text { 7. 7. - } \end{aligned}$ |
| LDA | -WL | LDA R, mem | B0 + mem : $10+z z+\mathrm{R}$ | $\mathrm{R} \leftarrow$ mem | ------ | $2+\mathrm{M}$ | -. 4.4 |
| LDAR | -WL | LDAR R, \$ + 4 + d16 | F3:13:d16 $: 20+z z+R$ | $\mathrm{R} \leftarrow \mathrm{PC}+\mathrm{d} 16$ | ------- | 5 | -. 7.7 |

(2) Exchange

| Group | Size |  | Mnemonic | Codes (16 hex) | Function | SZHVNC | Length (byte) | State |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EX | B- <br> BW- <br> BW- | $\begin{aligned} & \text { EX } \\ & \text { EX } \\ & \text { EX } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { F, F' } \\ & \text { R, r } \\ & \text { (mem), R } \\ & \hline \end{aligned}$ | $\begin{aligned} & 16 \\ & \mathrm{C} 8+\mathrm{zz}+\mathrm{r}: \mathrm{B} 8+\mathrm{R} \\ & 80+\mathrm{zz}+\mathrm{mem}: 30+\mathrm{R} \\ & \hline \end{aligned}$ | $\begin{aligned} & F \leftrightarrow F^{\prime} \\ & R \leftrightarrow r \\ & (\text { mem }) \leftrightarrow R \end{aligned}$ | $\left\|\begin{array}{c} * * * * * * \\ ----- \end{array}\right\|$ | $\begin{array}{\|l} 1 \\ 2 \\ 2+M \\ \hline \end{array}$ | $\begin{aligned} & \text { 2. -. - } \\ & \text { 3. 3. - } \\ & \text { 6. 6. - } \end{aligned}$ |
| MIRR | -W- | MIRR | $r$ | $\mathrm{D} 8+\mathrm{r}$ : 16 | $r<0: M S B>\leftarrow r<M S B: 0>$ | ------ | 2 | -. 3. - |

- 900/L1 Instruction Lists (2/10)
(3) Load/Increment/Decrement \& Compare Increment/Decrement Size

| Group | Size | Mnemonic | Codes (16 hex) |  | Function | SZHVNC | Length (byte) | State |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LDxx | BW- | $\begin{aligned} & \mathrm{LDI}<\mathrm{W}> \\ & {[(\mathrm{XDE}+),(\mathrm{XHL}+)]} \\ & \hline \end{aligned}$ | $83+z z$ | : 10 | $\begin{array}{ll} (\mathrm{XDE}+) & \leftarrow(\mathrm{XHL}+) \\ \mathrm{BC} & \leftarrow \mathrm{BC}-1 \\ \hline \end{array}$ | --0 $0-$ | 2 | 8. 8. - |
|  | BW- | LDI<W> $(\mathrm{XIX}+),(\mathrm{XIY}+)$ | $85+z z$ | : 10 | $\begin{array}{ll} (\mathrm{XIX}+) & \leftarrow(\mathrm{XIY}+) \\ \mathrm{BC} & \leftarrow \mathrm{BC}-1 \\ \hline \end{array}$ | --0 $0-$ | 2 | 8. 8. - |
|  | BW- | $\begin{aligned} & \text { LDIR<W> } \\ & {[(X D E+),(X H L+)]} \end{aligned}$ | $83+z z$ | : 11 | $\begin{array}{\|ll} \begin{array}{\|ll} \text { repeat } & \\ \begin{array}{\|ll} (X D E+) & \leftarrow(X H L+) \\ B C & \leftarrow B C-1 \\ \text { until } B C= & 0 \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array}$ | --000- | 2 | $7 \mathrm{n}+1$ |
|  | BW- | $\begin{aligned} & \text { LDIR<W> } \\ & \quad(X I X+),(X I Y+) \end{aligned}$ | $85+$ zz | : 11 | $\begin{array}{\|ll} \text { repeat } & \\ (\mathrm{XIX}+) & \leftarrow(\mathrm{XIY}+) \\ \mathrm{BC} & \leftarrow \mathrm{BC}-1 \\ \text { until } \mathrm{BC}= & 0 \end{array}$ | --000- | 2 | $7 n+1$ |
|  | BW- | $\begin{aligned} & \text { LDD<W> } \\ & {[(X D E-),(X H L-)]} \\ & \hline \end{aligned}$ | $83+z z$ | : 12 | $\begin{array}{ll} (\mathrm{XDE}-) & \leftarrow(\mathrm{XHL}-) \\ \mathrm{BC} & \leftarrow \mathrm{BC}-1 \\ \hline \end{array}$ | --0 $0-$ | 2 | 8. 8. - |
|  | BW- | $\begin{array}{\|l\|} \hline \text { LDD }<\mathrm{W}> \\ \quad \text { (IX-), (XIY-) } \\ \hline \end{array}$ | $85+z z$ | : 12 | $\begin{array}{\|ll\|} \hline(\mathrm{XIX}-) & \leftarrow(\mathrm{XIY}-) \\ \mathrm{BC} & \leftarrow \mathrm{BC}-1 \\ \hline \end{array}$ | --0 $0-$ | 2 | 8. 8. - |
|  | BW- | $\begin{aligned} & \text { LDDR<W> }> \\ & {[(X D E-),(X H L-)]} \end{aligned}$ | $83+z z$ | : 13 | $\begin{array}{\|ll} \begin{array}{\|ll} \text { repeat } & \\ (X D E-) & \leftarrow(X H L-) \\ B C & \leftarrow B C-1 \\ \text { until } B C=0 \end{array} \\ \hline \end{array}$ | --000- | 2 | $7 \mathrm{n}+1$ |
|  | BW- | LDDR<W> (XIX-), (XIY-) | $85+z z$ | : 13 | repeat | --000- | 2 | $7 \mathrm{n}+1$ |
| CPxx | BW- | CPI [A/WA, (R+)] | $80+z z+R: 14$ |  | $\begin{aligned} & \mathrm{A} W \mathrm{~W}-(\mathrm{R}+) \\ & \mathrm{BC} \leftarrow \mathrm{BC}-1 \end{aligned}$ | * * 1- | 2 | 6. 6. - |
|  | BW- | CPIR [A/WA, (R+)] | $80+z z+R: 15$ |  | repeat $\begin{gathered} A W A-(R+) \\ B C \leftarrow B C-1 \\ \text { until } A W A=(R) \\ \text { or } B C=0 \end{gathered}$ | * * 1- | 2 | $6 n+1$ |
|  | BW- | CPD [A/WA, (R-)] | $80+z z+R: 16$ |  | $\begin{aligned} & \mathrm{A} W \mathrm{~W}-(\mathrm{R}-) \\ & \mathrm{BC} \leftarrow \mathrm{BC}-1 \end{aligned}$ | * * 1- | 2 | 6. 6. - |
|  | BW- | CPDR [A/WA, (R-)] | $80+z z+R: 17$ |  | $\begin{aligned} & \text { repeat } \\ & \text { AWA }-(R-) \\ & B C \leftarrow B C-1 \\ & \text { until } A W A=(R) \\ & \text { or } B C=0 \end{aligned}$ | * * 1- | 2 | $6 n+1$ |

Note 1: © © If $\mathrm{BC}=0$ after execution, the $\mathrm{P} / \mathrm{V}$ flag is set to 0 , otherwise 1 .
(2); If A/WA $=(R)$, the $Z$ flag is set to 1 , otherwise, 0 is set.

Note 2: When the operand is omitted in the CPI, CPIR, CPD, or CPDR instruction, $\mathrm{A},(\mathrm{XHL}+-)$ ) is used as the default value.

- 900/L1 Instruction Lists (3/10)
(4) Arithmetic Operations

| Group | Size | Mnemonic |  | Codes (16 hex) | Function | SZHVNC | Length (byte) | State |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADD | BWL <br> BWL <br> BWL <br> BWL <br> BW- | ADD <br> ADD <br> ADD <br> ADD <br> ADD<W> | R, r <br> r, \# <br> R , (mem) <br> (mem), R <br> (mem), \# | $\begin{array}{\|ll} \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : 80+\mathrm{R} \\ \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : \mathrm{C} 8: \# \\ 80+\mathrm{zz}+\mathrm{mem}: & : 80+\mathrm{R} \\ 80+\mathrm{zz}+\mathrm{mem}: 88+\mathrm{R} \\ 80+\mathrm{zz}+\mathrm{mem}: & 38: \# \\ \hline \end{array}$ | $\begin{array}{\|ll} \mathrm{R} & \leftarrow \mathrm{R}+\mathrm{r} \\ \mathrm{r} & \leftarrow \mathrm{r}+\# \\ \mathrm{R} & \leftarrow \mathrm{R}+(\text { mem }) \\ (\text { mem }) & \leftarrow(\text { mem })+\mathrm{R} \\ \text { (mem }) & \leftarrow(\text { mem })+\# \\ \hline \end{array}$ | $\begin{array}{\|l} \hline * * * \bigvee 0 * \\ * * * \bigvee 0 * \\ * * * \vee 0 * \\ * * * V 0 * \\ * * * \vee 0 * \\ \hline \end{array}$ | $\begin{aligned} & 2 \\ & 2+\# \\ & 2+M \\ & 2+M \\ & 2+M \# \end{aligned}$ | $\begin{aligned} & \hline \text { 2.2. } 2 \\ & \text { 3.4. } 6 \\ & \text { 4.4. } 6 \\ & \text { 6. } 6.10 \\ & \text { 7. 8. }- \\ & \hline \end{aligned}$ |
| ADC | BWL <br> BWL <br> BWL <br> BWL <br> BW- | ADC <br> ADC <br> ADC <br> ADC <br> ADC<W> | R, r <br> r, \# <br> $R$, (mem) <br> (mem), R <br> (mem), \# | $\mathrm{C} 8+\mathrm{zz}+\mathrm{r}: 90+\mathrm{R}$ $\mathrm{C} 8+\mathrm{zz}+\mathrm{r}: \mathrm{C9}: \#$ $80+\mathrm{zz}+\mathrm{mem}: 90+\mathrm{R}$ $80+\mathrm{zz}+\mathrm{mem}: 98+\mathrm{R}$ $80+\mathrm{zz}+\mathrm{mem}: 39: \#$ | $\begin{array}{\|ll} \hline \mathrm{R} & \leftarrow \mathrm{R}+\mathrm{r}+\mathrm{CY} \\ \mathrm{r} & \leftarrow \mathrm{r}+\#+\mathrm{CY} \\ \mathrm{R} & \leftarrow \mathrm{R}+(\text { mem })+\mathrm{CY} \\ (\text { mem }) & \leftarrow(\text { mem })+\mathrm{R}+\mathrm{CY} \\ (\text { mem }) & \leftarrow(\text { mem })+\#+\mathrm{CY} \\ \hline \end{array}$ |  | $\begin{aligned} & 2 \\ & 2+\# \\ & 2+M \\ & 2+M \\ & 2+M \# \end{aligned}$ | $\begin{aligned} & \hline \text { 2.2. } 2 \\ & \text { 3.4. } 6 \\ & \text { 4.4. } 6 \\ & \text { 6. 6. } 10 \\ & \text { 7. 8. }- \\ & \hline \end{aligned}$ |
| SUB | BWL <br> BWL <br> BWL <br> BWL <br> BW- | $\begin{aligned} & \text { SUB } \\ & \text { SUB } \\ & \text { SUB } \\ & \text { SUB } \\ & \text { SUB<W> } \end{aligned}$ | R, r <br> r, \# <br> $R$, (mem) (mem), R <br> (mem), \# | $C 8+z z+r: A 0+R$ $C 8+z z+r: C A: \#$ $80+z z+m e m: A 0+R$ $80+z z+m e m: A 8+R$ $80+z z+m e m: 3 A: \#$ | $\begin{array}{ll} R & \leftarrow R-r \\ r & \leftarrow r-\# \\ R & \leftarrow R-(\text { mem }) \\ (\text { mem }) & \leftarrow(\text { mem })-R \\ \text { (mem }) & \leftarrow(\text { mem })-\# \\ \hline \end{array}$ | $\begin{aligned} & * * * \mathrm{~V} 1 * \\ & * * * \mathrm{~V} 1 * \\ & * * * \mathrm{~V} 1 * \\ & * * * \mathrm{~V} 1 * \\ & * * * \mathrm{~V} 1 * \end{aligned}$ | $\begin{aligned} & 2 \\ & 2+\# \\ & 2+M \\ & 2+M \\ & 2+M \# \end{aligned}$ | $\begin{aligned} & \text { 2.2. } 2 \\ & \text { 3.4. } 6 \\ & \text { 4.4. } 6 \\ & \text { 6. } 6.10 \\ & 7.8 .- \\ & \hline \end{aligned}$ |
| SBC | BWL <br> BWL <br> BWL <br> BWL <br> BW- | $\begin{aligned} & \text { SBC } \\ & \text { SBC } \\ & \text { SBC } \\ & \text { SBC } \\ & \text { SBC<W> } \end{aligned}$ | R, r <br> r, \# <br> R, (mem) <br> (mem), R <br> (mem), \# |  | $\begin{array}{\|ll} R & \leftarrow R-r-C Y \\ r & \leftarrow r-\#-C Y \\ R & \leftarrow R-(\text { mem })-C Y \\ (\text { mem }) & \leftarrow(\text { mem })-R-C Y \\ (\text { mem }) & \leftarrow(\text { mem })-\#-C Y \\ \hline \end{array}$ | $\begin{array}{\|l} \hline * * * \mathrm{~V} 1 * \\ * * * \mathrm{~V} 1 * \\ * * * \mathrm{~V} 1 * \\ * * * \mathrm{~V} 1 * \\ * * * \mathrm{~V} 1 * \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 2 \\ 2+\# \\ 2+M \\ 2+M \\ 2+M \# \\ \hline \end{array}$ |  |
| CP | BWL <br> BW- <br> BWL <br> BWL <br> BWL <br> BW- | $\begin{aligned} & \mathrm{CP} \\ & \mathrm{CP} \\ & \mathrm{CP} \\ & \mathrm{CP} \\ & \mathrm{CP} \\ & \mathrm{CP}<\mathrm{W}> \\ & \hline \end{aligned}$ | R, r <br> r, \#3 <br> r, \# <br> R , (mem) <br> (mem), R <br> (mem), \# | $\begin{array}{\|ll} \hline \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : \mathrm{F} 0+\mathrm{R} \\ \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : \mathrm{D} 8+\# 3 \\ \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : \mathrm{CF}: \# \\ 80+\mathrm{zz}+\mathrm{mem}: \mathrm{F} 0+\mathrm{R} \\ 80+\mathrm{zz}+\mathrm{mem}: \mathrm{F} 8+\mathrm{R} \\ 80+\mathrm{zz}+\mathrm{mem}: & : 3 \mathrm{~F}: \# \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{R}-\mathrm{r} \\ & \mathrm{r}-\# 3 \\ & \mathrm{r}-\# \\ & \mathrm{R}-(\mathrm{mem}) \\ & (\mathrm{mem})-\mathrm{R} \\ & (\mathrm{mem})-\# \end{aligned}$ | $\begin{aligned} & * * * \mathrm{~V} 1 * \\ & * * * \mathrm{~V} 1 * \\ & * * * \mathrm{~V} 1 * \\ & * * * \mathrm{~V} 1 * \\ & * * * \mathrm{~V} 1 * \\ & * * * \mathrm{~V} 1 * \end{aligned}$ | $\begin{array}{\|l\|} \hline 2 \\ 2 \\ 2+\# \\ 2+M \\ 2+M \\ 2+M \# \\ \hline \end{array}$ | $\begin{aligned} & \text { 2.2. } 2 \\ & \text { 2.2. }- \\ & \text { 3.4. } 6 \\ & \text { 4.4.6 } \\ & \text { 4.4.6 } \\ & \text { 5.6. - } \end{aligned}$ |
| INC | $\begin{aligned} & \mathrm{B}-- \\ & -\mathrm{WL} \\ & \mathrm{BW}- \end{aligned}$ | $\begin{aligned} & \text { INC } \\ & \text { INC } \\ & \text { INC }<W> \end{aligned}$ | $\begin{aligned} & \# 3, \mathrm{r} \\ & \# 3, \mathrm{r} \\ & \# 3, \text { (mem) } \end{aligned}$ | $\begin{array}{ll} \hline \mathrm{C} 8+\mathrm{r} & : 60+\# 3 \\ \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : 60+\# 3 \\ 80+\mathrm{zz}+\mathrm{mem} & : 60+\# 3 \\ \hline \end{array}$ | $\begin{aligned} & r \leftarrow r+\# 3 \\ & r \leftarrow r+\# 3 \\ & (\text { mem }) \leftarrow(\text { mem })+\# 3 \end{aligned}$ | $\begin{array}{\|l\|} \hline * * * V 0- \\ ------ \\ * * * V 0- \\ \hline \end{array}$ | $\begin{array}{\|l} \hline 2 \\ 2 \\ 2+M \\ \hline \end{array}$ | $\begin{aligned} & \text { 2. -. - } \\ & \text {-. 2. } 2 \\ & \text { 6. 6. - } \end{aligned}$ |
| DEC | $\begin{aligned} & \mathrm{B}-- \\ & -\mathrm{WL} \\ & \mathrm{BW}- \end{aligned}$ | $\begin{aligned} & \mathrm{DEC} \\ & \mathrm{DEC} \\ & \mathrm{DEC}<\mathrm{W}> \end{aligned}$ | $\begin{aligned} & \# 3, \mathrm{r} \\ & \# 3, \mathrm{r} \\ & \# 3, \text { (mem) } \end{aligned}$ | $\begin{array}{ll} \mathrm{C} 8+\mathrm{r} & : 68+\# 3 \\ \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : 68+\# 3 \\ 80+\mathrm{zz}+\mathrm{mem} & : 68+\# 3 \\ \hline \end{array}$ | $\begin{aligned} & r \leftarrow r-\# 3 \\ & r \leftarrow r-\# 3 \\ & (\text { mem }) \leftarrow(\text { mem })-\# 3 \end{aligned}$ | $\left\|\begin{array}{l} * * * V 1- \\ ------ \\ * * * V 1- \end{array}\right\|$ | $\begin{aligned} & 2 \\ & 2 \\ & 2+M \end{aligned}$ | $\begin{aligned} & \text { 2. -. - } \\ & \text {-. 2. } 2 \\ & \text { 6. 6. - } \end{aligned}$ |
| NEG | BW- | NEG | $r$ | $\mathrm{C} 8+\mathrm{zz}+\mathrm{r}$ : 07 | $r \leftarrow 0-r$ | ***V1* | 2 | 2. 2. - |
| EXTZ | $-\mathrm{WL}$ | EXTZ | $r$ | $\mathrm{C} 8+\mathrm{zz}+\mathrm{r}$ : 12 | $r<h i g h>\leftarrow 0$ | ------ | 2 | -. 3.3 |
| EXTS | -WL | EXTS | $r$ | $\mathrm{C} 8+\mathrm{zz}+\mathrm{r}$ : 13 | $r<$ high $>\leftarrow r<$ low. MSB> | ------ | 2 | -. 3.3 |
| DAA | B-- | DAA | $r$ | $\mathrm{C} 8+\mathrm{r}$ ( 10 | Decimal adjustment after addition or subtraction | ***P - * | 2 | 4. -. - |
| PAA | -WL | PAA | $r$ | $\mathrm{C} 8+\mathrm{zz}+\mathrm{r} \quad: 14$ | if $\mathrm{r}<0>=1$ then INC r | --- | 2 | -. 4.4 |

Note 1: With the INC/DEC instruction, when the code value of $\# 3=0$, functions as $+8 /-8$.
Note 2: When the ADD R, $r$ (word type) instruction is used in the TLCS-90, the $S, Z$, and $V$ flags do not change. In the TLCS-900, these flags change.

- 900/L1 Instruction Lists (4/10)

| Group | Size | Mnemonic | Codes (16 hex) | Function | SZHVNC | Length (byte) | State |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MUL | BW- <br> BW- <br> BW- | MUL RR, $r$ <br> MUL rr, \# <br> MUL RR, (mem) | $\begin{array}{lc} \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : 40+\mathrm{R} \\ \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : 08: \# \\ 80+\mathrm{zz}+\mathrm{mem}: & 40+\mathrm{R} \end{array}$ | $\begin{aligned} & \mathrm{RR} \leftarrow \mathrm{R} \times \mathrm{r} \\ & \mathrm{rr} \leftarrow \mathrm{r} \times \# \\ & \mathrm{RR} \leftarrow \mathrm{R} \times(\mathrm{mem}) \end{aligned}$ |  | $\begin{array}{\|l} 2 \\ 2+\# \\ 2+M \\ \hline \end{array}$ | $\begin{aligned} & \text { 11.14. - } \\ & \text { 12.15. - } \\ & \text { 13.16. - } \end{aligned}$ |
| MULS | BW- <br> BW- <br> BW- | MULS RR, $r$ <br> MULS $r r, \#$ <br> MULS RR, (mem) | $\begin{array}{ll} \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : 48+\mathrm{R} \\ \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : 09: \# \\ 80+\mathrm{zz}+\mathrm{mem} & : 48+\mathrm{R} \\ \hline \end{array}$ | $R R \leftarrow R \times r$;signed <br> $r r \leftarrow r \times \#$;signed <br> $R R \leftarrow R \times($ mem $)$;signed |  | $\begin{array}{\|l} \hline 2 \\ 2+\# \\ 2+M \\ \hline \end{array}$ | $\begin{array}{\|r} \hline 9.12 .- \\ \text { 10.13. - } \\ \text { 11.14. - } \\ \hline \end{array}$ |
| DIV | BW- <br> BW- <br> BW- | DIV $R R, r$ <br> DIV $r r, \#$ <br> DIV $R R$, (mem) | $\begin{array}{ll} \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : 50+\mathrm{R} \\ \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : 0 \mathrm{~A}: \# \\ 80+\mathrm{zz}+\mathrm{mem} & : 50+\mathrm{R} \\ \hline \end{array}$ | $\begin{array}{ll} \mathrm{R} & \leftarrow \mathrm{RR} \div \mathrm{r} \\ \mathrm{r} & \leftarrow \mathrm{rr} \div \# \\ \mathrm{R} & \leftarrow \mathrm{RR} \div(\mathrm{mem}) \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline---V-- \\ ---V-- \\ ---V--- \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 2 \\ 2+\# \\ 2+M \\ \hline \end{array}$ | $\begin{array}{\|l} \hline 15.23 . ~-~ \\ \text { 15.23. - } \\ \text { 16.24. - } \end{array}$ |
| DIVS | BW- <br> BW- <br> BW- | DIVS $R R, r$ <br> DIVS $r r, \#$ <br> DIVS $R R$, (mem) | $\begin{array}{ll} \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : 58+\mathrm{R} \\ \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : 0 \mathrm{~B}: \# \\ 80+\mathrm{zz}+\mathrm{mem} & : 58+\mathrm{R} \\ \hline \end{array}$ | $\begin{array}{lc} \mathrm{R} & \leftarrow \mathrm{RR} \div \mathrm{r} \quad \text {;signed } \\ \mathrm{r} & \leftarrow \mathrm{rr} \div \# \quad ; \text { signed } \\ \mathrm{R} \leftarrow \mathrm{RR} \div(\mathrm{mem}) ; \text { signed } \end{array}$ | $\begin{array}{\|l\|} \hline---V-- \\ ---V-- \\ ---V--- \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 2 \\ 2+\# \\ 2+M \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { 18.26. - } \\ \text { 18.26. - } \\ \text { 19.27. - } \end{array}$ |
| MULA | -W- | MULA rr | D8 +r $\quad: 19$ | Multiply and add signed $\underline{\mathrm{rr}} \leftarrow \mathrm{rr}+(\mathrm{XDE}) \times(\mathrm{XHL})$ 32 bit 32 bit 16 bit 16 bit $\mathrm{XHL} \leftarrow \mathrm{XHL}-2$ | **-V-- | 2 | -.19. - |
| MINC | -W- | $\begin{aligned} & \text { MINC1 \#, r } \\ & \left(\#=2^{* *} n\right) \\ & (1<=n<=15) \end{aligned}$ | D8 + r : $38: \#-1$ | $\begin{aligned} & \text { modulo increment ;+1 } \\ & \text { if }(r \text { mod } \#)=(\#-1) \\ & \text { then } r \leftarrow r-(\#-1) \\ & \text { else } r \leftarrow r+1 \end{aligned}$ | ----- | 4 | -. 5. - |
|  | -W- | $\begin{aligned} & \text { MINC2 \#, r } \\ & \left(\#=2^{* *} n\right) \\ & (2<=n<=15) \end{aligned}$ | D8 + r : 39:\#-2 | $\begin{aligned} & \text { modulo increment ;+2 } \\ & \text { if }(r \text { mod } \#)=(\#-2) \\ & \text { then } r \leftarrow r-(\#-2) \\ & \text { else } r \leftarrow r+2 \end{aligned}$ | ------ | 4 | -. 5. - |
|  | -W- | $\begin{aligned} & \text { MINC4 \#, r } \\ & \left(\#=2^{* *} n\right) \\ & (3<=n<=15) \end{aligned}$ | D8 +r : 3A: \#-4 | $\begin{aligned} & \text { modulo increment ;+4 } \\ & \text { if }(r \text { mod } \#)=(\#-4) \\ & \text { then } r \leftarrow r-(\#-4) \\ & \text { else } r \leftarrow r+4 \end{aligned}$ | ------ | 4 | -. 5. - |
| MDEC | -W- | $\begin{aligned} & \text { MDEC1 } \quad \#, r \\ & \left(\#=2^{* *} n\right) \\ & (1<=n<=15) \end{aligned}$ | D8 + r $\quad$ : 3C : \#-1 | $\begin{aligned} & \text { modulo decrement ;-1 } \\ & \text { if }(r \text { mod } \#)=0 \\ & \text { then } r \leftarrow r+(\#-1) \\ & \text { else } r \leftarrow r-1 \end{aligned}$ | ------ | 4 | -. 4. - |
|  | -W- | $\begin{aligned} & \text { MDEC2 \#, r } \\ & \left(\#=2^{* *} n\right) \\ & (2<=n<=15) \end{aligned}$ | D8 + r : 3D : \#-2 | $\begin{aligned} & \text { modulo decrement ;-2 } \\ & \text { if }(r \text { mod \#) }=0 \\ & \text { then } r \leftarrow r+(\#-2) \\ & \text { else } r \leftarrow r-2 \end{aligned}$ | - | 4 | -. 4. - |
|  | -W- | $\begin{aligned} & \text { MDEC4 \#, r } \\ & \left(\#=2^{* *} n\right) \\ & (3<=n<=15) \end{aligned}$ | D8 +r : 3E : \#-4 | $\begin{aligned} & \text { modulo decrement ;-4 } \\ & \text { if }(r \text { mod } \#)=0 \\ & \text { then } r \leftarrow r+(\#-4) \\ & \text { else } r \leftarrow r-4 \end{aligned}$ | ------ | 4 | -. 4. - |

Note: Operand RR of the MUL, MULS, DIV, and DIVS instructions indicates that a register twice the size of the operation is specified. When the operation is in bytes ( 8 bits $\times 8$ bits, $16 / 8$ bits), word register ( 16 bits) is specified; when the operation is in words ( 16 bits $\times 16$ bits, $32 / 16$ bits), long word register ( 32 bits) is specified.

- 900/L1 Instruction Lists (5/10)
(5) Logical operations

- 900/L1 Instruction Lists (6/10)
(6) Bit operations

| Group | Size | Mnemonic |  | Codes (16 hex) | Function | SZHVNC | Length (byte) | State |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LDCF | $\begin{aligned} & \mathrm{BW}- \\ & \mathrm{BW}- \\ & \mathrm{B}-- \\ & \mathrm{B}-- \end{aligned}$ | LDCF <br> LDCF <br> LDCF <br> LDCF | \#4, r <br> A, r <br> \#3, (mem) <br> A, (mem) | $\begin{array}{\|ll\|} \hline C 8+z z+r & : 23: \# 4 \\ C 8+z z+r & : 2 B \\ B 0+m e n & : 98+\# 3 \\ B 0+m e n & : 2 B \\ \hline \end{array}$ | $\begin{aligned} & C Y \leftarrow r<\# 4> \\ & C Y \leftarrow r<A> \\ & C Y \leftarrow(\text { mem })<\# 3> \\ & C Y \leftarrow(\text { mem })<A> \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 3 \\ 2 \\ 2+M \\ 2+M \\ \hline \end{array}$ | $\begin{aligned} & \text { 3.3.- } \\ & \text { 3.3.- } \\ & \text { 6.-.- } \\ & \text { 6.-.- } \end{aligned}$ |
| STCF | $\begin{aligned} & \mathrm{BW}- \\ & \mathrm{BW}- \\ & \mathrm{B}-- \\ & \mathrm{B}-- \end{aligned}$ | STCF <br> STCF <br> STCF <br> STCF | \#4, r <br> A, r <br> \#3, (mem) <br> A, (mem) | $\begin{array}{ll} C 8+z z+r & : 24: \# 4 \\ C 8+z z+r & : 2 C \\ B 0+m e m & : A 0+\# 3 \\ B 0+m e m & : 2 C \\ \hline \end{array}$ | $\begin{array}{\|ll} \mathrm{r}<\# 4> & \leftarrow C Y \\ \mathrm{r}<\mathrm{A}> & \leftarrow C Y \\ (\text { mem })<\# 3> & \leftarrow C Y \\ (\text { mem })<A> & \leftarrow C Y \\ \hline \end{array}$ |  | $\begin{array}{\|l} \hline 3 \\ 2 \\ 2+M \\ 2+M \\ \hline \end{array}$ | $\begin{aligned} & \text { 3.3.- } \\ & \text { 3.3.- } \\ & \text { 7.-.- } \\ & \text { 7.-.- } \end{aligned}$ |
| ANDCF | $\begin{aligned} & \mathrm{BW}- \\ & \mathrm{BW}- \\ & \mathrm{B}-- \\ & \mathrm{B}-- \end{aligned}$ | ANDCF <br> ANDCF <br> ANDCF <br> ANDCF | \#4, r <br> A, r <br> \#3, (mem) <br> A, (mem) | $\begin{array}{ll} \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : 20: \# 4 \\ \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : 28 \\ \mathrm{B0}+\mathrm{mem} & : 80+\# 3 \\ \mathrm{B0}+\mathrm{mem} & : 28 \\ \hline \end{array}$ | $C Y \leftarrow C Y$ and $r<\# 4>$ <br> $C Y \leftarrow C Y$ and $r<A>$ <br> $C Y \leftarrow C Y$ and $(m e m)<\# 3>$ <br> $\mathrm{CY} \leftarrow \mathrm{CY}$ and $(\mathrm{mem})<\mathrm{A}>$ |  | $\begin{array}{\|l} \hline 3 \\ 2 \\ 2+M \\ 2+M \\ \hline \end{array}$ | $\begin{aligned} & \text { 3.3.- } \\ & \text { 3.3.- } \\ & \text { 6.-.- } \\ & \text { 6.-.- } \end{aligned}$ |
| ORCF | $\begin{aligned} & \mathrm{BW}- \\ & \mathrm{BW}- \\ & \mathrm{B}-- \\ & \mathrm{B}-- \end{aligned}$ | ORCF <br> ORCF <br> ORCF <br> ORCF | \#4, r <br> A, r <br> \#3, (mem) <br> A, (mem) | $\begin{array}{ll} C 8+z z+r & : 21: \# 4 \\ C 8+z z+r & : 29 \\ B 0+m e m & : 88+\# 3 \\ B 0+m e m & : 29 \\ \hline \end{array}$ | $C Y \leftarrow C Y$ or $r<\# 4>$ <br> $C Y \leftarrow C Y$ or $r<A>$ <br> CY $\leftarrow C Y$ or (mem)<\#3> <br> $\mathrm{CY} \leftarrow \mathrm{CY}$ or $($ mem $)<\mathrm{A}>$ |  | $\begin{array}{\|l} \hline 3 \\ 2 \\ 2+M \\ 2+M \\ \hline \end{array}$ | $\begin{aligned} & \text { 3.3.- } \\ & \text { 3.3.- } \\ & \text { 6.-.- } \\ & \text { 6.-.- } \end{aligned}$ |
| XORCF | $\begin{aligned} & \mathrm{BW}- \\ & \mathrm{BW}- \\ & \mathrm{B}-- \\ & \mathrm{B}-- \end{aligned}$ | XORCF <br> XORCF <br> XORCF <br> XORCF | \#4, r <br> A, r <br> \#3, (mem) <br> A, (mem) | $\begin{array}{ll} \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : 22: \# 4 \\ \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : 2 \mathrm{~A} \\ \mathrm{~B} 0+\mathrm{mem} & : 90+\# 3 \\ \mathrm{BO}+\mathrm{mem} & : 2 \mathrm{~A} \\ \hline \end{array}$ | ```\(\mathrm{CY} \leftarrow \mathrm{CY}\) xor \(\mathrm{r}<\# 4>\) \\ \(\mathrm{CY} \leftarrow \mathrm{CY}\) xor r <A> \\ \(\mathrm{CY} \leftarrow \mathrm{CY}\) xor (mem) \()<\# 3>\) \\ \(\mathrm{CY} \leftarrow \mathrm{CY}\) xor \((\mathrm{mem})<\mathrm{A}>\)``` |  | $\begin{array}{\|l\|} \hline 3 \\ 2 \\ 2+M \\ 2+M \\ \hline \end{array}$ | $\begin{aligned} & \text { 3.3.- } \\ & \text { 3.3.- } \\ & \text { 6.-.- } \\ & \text { 6.-.- } \end{aligned}$ |
| $\begin{aligned} & \text { RCF } \\ & \mathrm{SCF} \\ & \mathrm{CCF} \\ & \mathrm{ZCF} \end{aligned}$ | $\qquad$ | $\begin{aligned} & \text { RCF } \\ & \mathrm{SCF} \\ & \mathrm{CCF} \\ & \mathrm{ZCF} \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 11 \\ & 12 \\ & 13 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{CY} \leftarrow 0 \\ & \mathrm{CY} \leftarrow 1 \\ & \mathrm{CY} \leftarrow \text { not } \mathrm{CY} \\ & \mathrm{CY} \leftarrow \text { not } \mathrm{Z} \text { flag } \\ & \hline \end{aligned}$ | $\begin{aligned} & --0-00 \\ & --0-01 \\ & --X-0 * \\ & --X-0 * \\ & \hline \end{aligned}$ | $\begin{array}{\|l} \hline 1 \\ 1 \\ 1 \\ 1 \\ \hline \end{array}$ | $\begin{aligned} & 2 \\ & 2 \\ & 2 \\ & 2 \\ & \hline \end{aligned}$ |
| BIT | $\begin{aligned} & \mathrm{BW}- \\ & \mathrm{B}-- \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{BIT} \\ \mathrm{BIT} \\ \hline \end{array}$ | \#4, r <br> \#3, (mem) | $\begin{array}{\|ll\|} \hline \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : 33: \# 4 \\ \mathrm{~B} 0+\mathrm{mem} & : \mathrm{C} 8+\# 3 \\ \hline \end{array}$ | $\begin{aligned} & Z \leftarrow \text { not } \mathrm{r}<\# 4> \\ & Z \leftarrow \text { not }(\mathrm{mem})<\# 3> \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline X * 1 \times 0- \\ X * 1 \times 0- \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 3 \\ 2+M \\ \hline \end{array}$ | $\begin{aligned} & \text { 3.3.- } \\ & \text { 6.-.- } \end{aligned}$ |
| RES | $\begin{aligned} & \text { BW- } \\ & \text { B-- } \end{aligned}$ | RES <br> RES | $\begin{aligned} & \# 4, \mathrm{r} \\ & \# 3,(\mathrm{mem}) \end{aligned}$ | $\begin{array}{ll} \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : 30: \# 4 \\ \mathrm{~B} 0+\mathrm{mem} & : B 0+\# 3 \end{array}$ | $\begin{array}{\|lll} \hline \mathrm{r}<\# 4> & \leftarrow 0 \\ (\text { mem })<\# 3> & \leftarrow 0 \\ \hline \end{array}$ |  | $\begin{array}{\|l\|} \hline 3 \\ 2+M \\ \hline \end{array}$ | $\begin{aligned} & \text { 3.3.- } \\ & \text { 7.-.- } \end{aligned}$ |
| SET | $\begin{aligned} & \mathrm{BW}- \\ & \mathrm{B}-- \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & \text { SET } \\ & \hline \end{aligned}$ | $\begin{aligned} & \# 4, \mathrm{r} \\ & \# 3,(\mathrm{mem}) \end{aligned}$ | $\begin{array}{\|l} \mathrm{C} 8+\mathrm{zz}+\mathrm{r}: \\ \mathrm{B} 0+\mathrm{mem}: \\ \hline \end{array} \mathrm{B} 8+\# 3$ | $\begin{array}{\|ll} \hline \mathrm{r}<\# 4> & \leftarrow 1 \\ (\mathrm{mem})<\# 3> & \leftarrow 1 \\ \hline \end{array}$ |  | $\begin{array}{\|l\|} \hline 3 \\ 2+M \\ \hline \end{array}$ | $\begin{aligned} & \text { 3.3.- } \\ & \text { 7.--. } \end{aligned}$ |
| CHG | $\begin{aligned} & \mathrm{BW}- \\ & \mathrm{B}-- \end{aligned}$ | $\begin{aligned} & \mathrm{CHG} \\ & \mathrm{CHG} \end{aligned}$ | $\begin{aligned} & \# 4, \text { r } \\ & \# 3,(\mathrm{mem}) \end{aligned}$ | $\begin{array}{ll} \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : 32: \# 4 \\ \mathrm{~B} 0+\mathrm{mem} & : \mathrm{C} 0+\# 3 \\ \hline \end{array}$ | $\begin{array}{\|ll} \mathrm{r}<\# 4> & \leftarrow \text { not } \mathrm{r}<\# 4> \\ (\mathrm{mem})<\# 3> & \leftarrow \text { not }(\text { mem })<\# 3> \end{array}$ |  | $\begin{array}{\|l\|} \hline 3 \\ 2+M \\ \hline \end{array}$ | $\begin{aligned} & \text { 3.3.- } \\ & \text { 7.-.- } \end{aligned}$ |
| TSET | $\begin{aligned} & \mathrm{BW}- \\ & \mathrm{B}-- \end{aligned}$ | $\begin{aligned} & \text { TSET } \\ & \text { TSET } \end{aligned}$ | \#4, r <br> \#3, (mem) | $\begin{array}{ll} \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : 34: \# 4 \\ \mathrm{~B} 0+\mathrm{mem} & : \mathrm{A} 8+\# 3 \end{array}$ | $\begin{aligned} & Z \leftarrow \text { not } r<\# 4>: r<\# 4>\leftarrow 1 \\ & Z \leftarrow \text { not }(\text { mem })<\# 3> \\ & (\text { mem })<\# 3>\leftarrow 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & x * 1 \times 0- \\ & x * 1 \times 0- \end{aligned}$ | $\begin{aligned} & 3 \\ & 2+M \end{aligned}$ | $\begin{aligned} & \text { 4.4.- } \\ & \text { 7.-.- } \end{aligned}$ |
| BS1 | $\begin{aligned} & -\mathrm{W}- \\ & -\mathrm{W}- \end{aligned}$ | $\begin{aligned} & \mathrm{BS} 1 \mathrm{~F} \\ & \mathrm{BS} 1 \mathrm{~B} \end{aligned}$ | $\begin{aligned} & A, r \\ & A, r \end{aligned}$ | $\begin{array}{ll} \mathrm{D} 8+\mathrm{r} & : 0 \mathrm{E} \\ \mathrm{D} 8+\mathrm{r} & : 0 \mathrm{~F} \\ \hline \end{array}$ | $A \leftarrow 1$ search $r$; Forward <br> $A \leftarrow 1$ search $r$; Backward |  | $\begin{array}{\|l} 2 \\ 2 \\ \hline \end{array}$ | $\begin{aligned} & \text {-.3.- } \\ & \text {-.3.- } \end{aligned}$ |

Note: (1); 0 is set when the bit searched for is found, otherwise 1 is set and an undefined value is set in the A register.

- 900/L1 Instruction Lists (7/10)
(7) Special operations and CPU control

| Group | Size | Mnemonic |  |  | 6 hex) | Function | SZHVNC | Length (byte) | State |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOP | --- | NOP |  | 00 |  | no operation | ------ | 1 | 2 |
| El | -- | El | [\#3] | 06 | \#3 | Sets interrupt enable flag. $\mathrm{IFF} \leftarrow \# 3$ | ------ | 2 | 3 |
| DI | -- | DI |  | 06 | : 07 | Disables interrupt. $\mathrm{IFF} \leftarrow 7$ | ------ | 2 | 4 |
| PUSH | -W- | PUSH | SR | 02 |  | $(-X S P) \leftarrow$ SR | ------ | 1 | -.3.- |
| POP | -W- | POP | SR | 03 |  | $\mathrm{SR} \leftarrow(\mathrm{XSP}+)$ | ****** | 1 | -.4.- |
| SWI | --- | SWI | [\#3] | F8 + \#3 |  | Software interrupt <br> PUSH PC\&SR <br> JP (FFFF00H + $4 \times \# 3$ ) | ------ | 1 | 19 |
| HALT | --- | HALT |  | 05 |  | CPU halt | ------ | 1 | 6 |
| LDC | BWL BWL | $\begin{aligned} & \text { LDC } \\ & \text { LDC } \end{aligned}$ | $\begin{aligned} & \mathrm{cr}, \mathrm{r} \\ & \mathrm{r}, \mathrm{cr} \end{aligned}$ | $\begin{aligned} & C 8+z z+r: 2 E: c r \\ & C 8+z z+r: 2 F: c r \end{aligned}$ |  | $\begin{aligned} & \mathrm{cr} \leftarrow \mathrm{r} \\ & \mathrm{r} \leftarrow \mathrm{cr} \end{aligned}$ | - | $\begin{aligned} & 3 \\ & 3 \end{aligned}$ | $\begin{aligned} & 3.3 .3 \\ & 3.3 .3 \end{aligned}$ |
| LDX | B-- | LDX | (\#8), \# | F7:00: \#8:00: \#: 00 |  | $(\# 8) \leftarrow \#$ | ------ | 6 | 8.-.- |
| LINK | --L | LINK | r, d16 | E8 + r | : 0C : d16 | $\begin{array}{ll} \text { PUSH r } \\ \text { LD } & \text { r, XSP } \\ \text { ADD } & \text { XSP, d16 } \end{array}$ | - | 4 | -.-. 8 |
| UNLK | --L | UNLK | $r$ | $E 8+r$ |  | $\begin{array}{ll} \text { LD } & \text { XSP, } r \\ \text { POP } & r \end{array}$ | ------ | 2 | -.-. 7 |
| LDF | -- | LDF | \#3 | 17 | : \#3 | Seta register bank. <br> RFP $\leftarrow$ \#3 (0 at reset) | ------ | 2 | 2 |
| INCF | - | INCF |  | OC |  | Switches register banks. $\mathrm{RFP} \leftarrow \mathrm{RFP}+1$ | ------ | 1 | 2 |
| DECF | -- | DECF |  | 0D |  | Switches register banks. $R F P \leftarrow R F P-1$ | ------ | 1 | 2 |
| SCC | BW- | SCC | cc, r | C8 + z | : 70 + cc | $\begin{aligned} \text { if cc then } r & \leftarrow 1 \\ \text { else } r & \leftarrow 0 \end{aligned}$ | ------ | 2 | 2.2.- |

Note 1: When operand \#3 coding in the El instruction is omitted, 0 is used as the default value.
Note 2: When operand \#3 coding in the SWI instruction is omitted, 7 is used as the default value.

- 900/L1 Instruction Lists (8/10)
(8) Rotate and Shift

| Group | Size | Mnemonic |  | Codes (16 hex) | Function | SZHVNC | $\begin{aligned} & \text { Length } \\ & \text { (byte) } \\ & \hline \end{aligned}$ | State |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RLC | BWL <br> BWL <br> BW- | RLC <br> RLC <br> RLC<W> | \#4, r A, r (mem) | $\begin{array}{\|ll\|} \hline \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : \mathrm{E} 8: \# 4 \\ \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : \mathrm{F} 8 \\ 80+\mathrm{zz}+\mathrm{mem} & : 78 \\ \hline \end{array}$ | $\mathrm{CY} \ll$ | $\begin{aligned} & \begin{array}{l} * * O P O * \\ * * O P O * \\ * * O P O * \\ \hline \end{array} \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline 3 \\ 2 \\ 2+M \end{array}$ | $\begin{array}{\|l\|} \hline 3+n / 4 \\ 3+n / 4 \\ 6.6 \\ \hline \end{array}$ |
| RRC | BWL BWL BW- | RRC <br> RRC <br> RRC<W> | \#4, r A, r (mem) | C8 + zz +r $:$ E9 : \#4 <br> $C 8+z z+r$ $: F 9$ <br> $80+z z+m e m$ $: 79$ | $\rightarrow-\mathrm{MSB} \rightarrow 0 \rightarrow \mathrm{CY}$ | $\begin{aligned} & * * 0 \mathrm{PO} \\ & \text { **OPO* } \\ & \text { **OPO* } \end{aligned}$ | $\begin{aligned} & \hline 3 \\ & 2 \\ & 2+M \end{aligned}$ | $\begin{array}{\|l\|} \hline 3+n / 4 \\ 3+n / 4 \\ 6.6 \\ \hline \end{array}$ |
| RL | BWL <br> BWL <br> BW- | RL <br> RL <br> RL<W> | \#4, r A, r (mem) | $\begin{array}{\|ll\|} \hline \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : \mathrm{EA}: \# 4 \\ \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : \mathrm{FA} \\ 80+\mathrm{zz}+\mathrm{mem} & : 7 \mathrm{AA} \\ \hline \end{array}$ | $\stackrel{C Y}{\mathrm{CY}} \mathrm{MSB} \leftarrow 0$ | $\begin{aligned} & \begin{array}{l} * * O P O * \\ * * O P O * \\ * * O P O * \\ \hline \end{array} \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline 3 \\ 2 \\ 2+M \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 3+n / 4 \\ 3+n / 4 \\ 6.6 \\ \hline \end{array}$ |
| RR | BWL <br> BWL <br> BW- | RR RR RR<W> | \#4, r A, r (mem) | $\begin{array}{\|ll\|} \hline \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : \mathrm{EB}: \# 4 \\ \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : \mathrm{FB} \\ 80+\mathrm{zz}+\mathrm{mem} & : 7 B \\ \hline \end{array}$ | $\rightarrow \mathrm{MSB} \rightarrow 0 \rightarrow \mathrm{CY}$ | $\begin{aligned} & \begin{array}{l} * * O P O * \\ * * 0 P O * \\ * * O P O * \\ \hline \end{array} \end{aligned}$ | $\begin{array}{\|l\|} \hline 3 \\ 2 \\ 2+M \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 3+n / 4 \\ 3+n / 4 \\ 6.6 \\ \hline \end{array}$ |
| SLA | BWL <br> BWL <br> BW- | SLA SLA SLA<W> | \#4, r A, r (mem) | $\begin{array}{\|ll} \hline \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : \mathrm{EC}: \# 4 \\ \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : \mathrm{FC} \\ 80+\mathrm{zz}+\mathrm{mem} & : 7 C \\ \hline \end{array}$ | $\mathrm{CY} \leftarrow \mathrm{MSB} \leftarrow 0 \leftarrow 0$ | $\begin{aligned} & \begin{array}{l} * * O P O * \\ * * 0 P O * \\ * * O P O * \\ \hline \end{array} \end{aligned}$ | $\begin{array}{\|l\|} \hline 3 \\ 2 \\ 2+M \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 3+n / 4 \\ 3+n / 4 \\ 6.6 \\ \hline \end{array}$ |
| SRA | BWL BWL BW- | SRA SRA SRA<W> | \#4, r A, r (mem) | $\begin{array}{\|ll\|} \hline C 8+z z+r & : E D: \# 4 \\ C 8+z z+r & : F D \\ 80+z z+m e m & : 7 D \\ \hline \end{array}$ |  | $\begin{aligned} & \text { **OPO* } \\ & \text { **OPO* } \\ & \text { **OPO* } \end{aligned}$ | $\begin{array}{\|l} 3 \\ 2 \\ 2+M \\ \hline \end{array}$ | $\begin{aligned} & 3+n / 4 \\ & 3+n / 4 \\ & 6.6 \\ & \hline \end{aligned}$ |
| SLL | BWL <br> BWL <br> BW- | SLL <br> SLL <br> SLL<W> | \#4, r A, r (mem) | $\begin{array}{\|ll\|} \hline \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : \mathrm{EE}: \# 4 \\ \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : \mathrm{FE} \\ 80+\mathrm{zz}+\mathrm{mem}: & : 7 \mathrm{E} \\ \hline \end{array}$ | $\mathrm{CY} \leftarrow \mathrm{MSB} \leftarrow 0 \leftarrow 0$ | **OPO* **OPO* **OPO* | $\begin{array}{\|l\|} \hline 3 \\ 2 \\ 2+M \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 3+n / 4 \\ 3+n / 4 \\ 6.6 \\ \hline \end{array}$ |
| SRL | BWL <br> BWL <br> BW- | SRL <br> SRL <br> SRL<W> | \#4, r A, r (mem) | $\begin{array}{\|ll\|} \hline \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : \mathrm{EF}: \# 4 \\ \mathrm{C} 8+\mathrm{zz}+\mathrm{r} & : \mathrm{FF} \\ 80+\mathrm{zz}+\mathrm{mem}: & : 7 \mathrm{~F} \\ \hline \end{array}$ | $0 \rightarrow \mathrm{MSB} \rightarrow 0 \rightarrow \mathrm{CY}$ | $\begin{aligned} & \text { **OPO* } \\ & \text { **OPO* } \\ & \text { **OPO* } \end{aligned}$ | $\begin{array}{\|l\|} \hline 3 \\ 2 \\ 2+M \\ \hline \end{array}$ | $\begin{array}{\|l} \hline 3+n / 4 \\ 3+n / 4 \\ 6.6 \\ \hline \end{array}$ |
| RLD | B-- | RLD | [A, ](mem) | $80+$ mem :06 |  | **0P0- | $2+\mathrm{M}$ | 14.-.- |
| RRD | B-- | RRD | [A, ](mem) | $80+$ mem : 07 |  | **0P0- | $2+\mathrm{M}$ | 14.-.- |

Note 1: When \#4/A is used to specify the number of shifts, module 16 ( 0 to 15 ) is used. Code 0 means 16 shifts.

Note 2: When the following instructions are used in the TLCS-90, the $S, Z$ and $V$ flags do not change.
RLCA, RRCA, RLA, RRA, SLAA, SRAA, SLLA, and SRLA In the TLCS-900, these flags change.
－900／L1 Instruction Lists（9／10）
（9）Jump，Call and Return

| Group | Size | Mnemonic | Codes（16 hex） |  | Function | SZHVNC | Length （byte） | State |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JP | -- -- - - - | JP $\# 16$ <br> JP $\# 24$ <br> JR $[c \mathrm{cc}] \$+2+,\mathrm{d} 8$ <br> JRL $[\mathrm{cc}] \$+3+,\mathrm{d} 16$ <br> JP $[\mathrm{cc}] mem$, | $\begin{array}{\|l\|} \hline 1 A \\ 1 B \\ 60+c c \\ 70+c c \\ B 0+\text { mem } \\ \hline \end{array}$ | ：\＃16 <br> ：\＃24 <br> d8 <br> d16 <br> ：D0＋cc | $\begin{aligned} & \mathrm{PC} \leftarrow \# 16 \\ & \mathrm{PC} \leftarrow \# 24 \end{aligned}$ <br> if cc then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{d} 8$ <br> if cc then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{d} 16$ <br> if cc then $\mathrm{PC} \leftarrow \mathrm{mem}$ |  | $\begin{array}{\|l\|} \hline 3 \\ 4 \\ 2 \\ 3 \\ 2+M \\ \hline \end{array}$ | $\begin{aligned} & \hline 5 \\ & 6 \\ & 5 / 2(T / F) \\ & 5 / 2(T / F) \\ & 7 / 4(T / F) \\ & \hline \end{aligned}$ |
| CALL | $\begin{aligned} & --- \\ & -- \\ & -- \end{aligned}$ | CALL \＃16 <br> CALL \＃24 <br> CALR \＄＋3＋d16 <br> CALL［cc，］mem | $\begin{aligned} & 1 C \\ & 1 D \\ & 1 E \\ & 1 E+\text { mem } \end{aligned}$ | $\begin{aligned} & : \# 16 \\ & : \# 24 \\ & \text { d16 } \\ & : 0+c c \end{aligned}$ | PUSH PC ：JP \＃16 <br> PUSH PC：JP \＃24 <br> PUSH PC ：JR \＄＋3＋d16 <br> if cc then <br> PUSH PC：JP mem |  | $\begin{aligned} & \hline 3 \\ & 4 \\ & 3 \\ & 2+M \end{aligned}$ | $\begin{array}{\|l\|} \hline 9 \\ 10 \\ 10 \\ 12 / 4(T / F) \end{array}$ |
| DJNZ | BW－ | DJNZ $[r,] \$+3 / 4+d 8$ | $\mathrm{C} 8+\mathrm{zz}+\mathrm{r}$ | ：1C ：d8 | $\begin{aligned} & \mathrm{r} \leftarrow \mathrm{r}-1 \\ & \text { if } \mathrm{r} \neq 0 \text { then } \mathrm{JR} \$+3+\mathrm{d} 8 \\ & \hline \end{aligned}$ |  | 3 | $\begin{aligned} & 6(r \neq 0) \\ & 4(r=0) \end{aligned}$ |
| RET | --- | RET <br> RET cc <br> RETD d16 <br> RETI | $\begin{aligned} & \text { OE } \\ & \text { B0 } \\ & 0 \mathrm{~F} \\ & 07 \\ & \hline \end{aligned}$ | $\begin{aligned} & : F 0+c c \\ & : d 16 \end{aligned}$ | POP PC <br> if cc then POP PC <br> RET ：ADD XSP，d16 <br> POP SR\＆PC | $\left\{\begin{array}{l}-ー-ー-- \\ -ー-ー-- \\ * ー-ー-ー \\ * * * * *\end{array}\right.$ | 1 2 3 | $\begin{array}{\|l\|} \hline 9 \\ 12 / 4(\mathrm{~T} / \mathrm{F}) \\ 11 \\ 12 \\ \hline \end{array}$ |

Note 1：（T／F）represents the number of states at true／false．

- Instruction Lists of 900/L1 (10/10)
(10) Addressing mode

| Classification | mode | state |
| :---: | :---: | :---: |
| R | R | +0 |
| $r$ | $r$ | +1 |
| (mem) | (R) <br> ( $\mathrm{R}+\mathrm{d} 8$ ) <br> (\#8) <br> (\#16) <br> (\#24) <br> (r) <br> $(r+d 16)$ <br> ( $r+r 8$ ) <br> $(r+r 16)$ <br> (-r) <br> (r+) | $+0$ <br> +1 <br> +1 <br> +2 <br> +3 <br> +1 <br> +3 <br> +3 <br> +3 <br> +1 <br> +1 |

(11) Interrupt

| mode |  | operation | state |
| :---: | :---: | :---: | :---: |
| General-purpose interrupt processing |  | PUSH PC <br> PUSH SR <br> IFF $\leftarrow$ accepted level +1 <br> INTNEST $\leftarrow$ INTNEST +1 <br> JP (FFFFOOH + vector) | 18 |
| micro <br> DMA | I/O to MEM | (DMADn+) $\leftarrow($ DMASn $)$ | 8. 8. 12 |
|  | I/O to MEM | (DMADn-) $\leftarrow($ DMASn $)$ | 8. 8. 12 |
|  | MEM to I/O | $(\mathrm{DMADn}) \leftarrow(\mathrm{DMASn}+)$ | 8. 8. 12 |
|  | MEM to I/O | (DMADn) $\leftarrow$ (DMASn-) | 8. 8. 12 |
|  | I/O to I/O | $($ DMADn $) \leftarrow($ DMASn $)$ | 8. 8. 12 |
|  | Counter | DMASn $\leftarrow$ DMASn + 1 | -.-. 5 |

Note: For details of interrupt processing, refer to the "Interrupts" section.

## Appendix C Instruction Code Maps (1/4)

1-byte op code instructions

| H/L | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | NOP |  | $\begin{gathered} \text { PUSH } \\ \text { SR } \end{gathered}$ | $\begin{gathered} \text { POP } \\ \text { SR } \end{gathered}$ |  | HALT | $\begin{array}{cl} \text { EI } \\ \text { n } \end{array}$ | RETI | $\begin{gathered} L D \\ (n), n \end{gathered}$ | $\begin{gathered} \text { PUSH } \\ \mathrm{n} \end{gathered}$ | LDW <br> (n) , nn | $\begin{gathered} \text { PUSHW } \\ \mathrm{nn} \end{gathered}$ | INCF | DECF | RET | RETD <br> dd |
| 1 | RCF | SCF | CCF | ZCF | $\begin{gathered} \text { PUSH } \\ \text { A } \end{gathered}$ | $\begin{gathered} \text { POP } \\ \text { A } \end{gathered}$ | $\begin{gathered} E X \\ \text { F, F' } \end{gathered}$ | $\begin{gathered} \text { LDF } \\ \mathrm{n} \end{gathered}$ | $\begin{gathered} \text { PUSH } \\ \mathrm{F} \end{gathered}$ | $\begin{gathered} \text { POP } \\ \text { F } \end{gathered}$ |  | $\begin{gathered} \text { JP } \\ \text { nnn } \end{gathered}$ | CALL <br> nn | $\begin{gathered} \text { CALL } \\ \text { nnn } \end{gathered}$ | $\left.\begin{gathered} \text { CALR } \\ \text { PC + dd } \end{gathered} \right\rvert\,$ |  |
| 2 |  |  |  | LD | $\mathrm{R}, \mathrm{n}$ |  |  |  |  |  |  | PUSH | RR |  |  |  |
| 3 |  |  |  | LD | RR, nn |  |  |  |  |  |  | PUSH | XRR |  |  |  |
| 4 |  |  |  | LD | XRR, n |  |  |  |  |  |  | POP | RR |  |  |  |
| 5 |  |  |  |  |  |  |  |  |  |  |  | POP | XRR |  |  |  |
| 6 | F | LT | LE | ULE | PE/OV | M/MI | Z | $\begin{gathered} \mathrm{JR} \\ \mathrm{C} \end{gathered}$ | cc, PC <br> (T) | d <br> GE | GT | UGT | PO/NOV | P/PL | NZ | NC |
| 7 | F | LT | LE | ULE | PE/OV | M/MI | Z | JRL C | cc, PC <br> (T) | dd <br> GE | GT | UGT | PO/NOV | P/PL | NZ | NC |
| 8 | (XWA) | (XBC) | (XDE) | $\begin{gathered} \mathrm{scr} \\ (\mathrm{XHL}) \end{gathered}$ | cr. B <br> (XIX) | (XIY) |  | (XSP) | $\begin{array}{r} (\text { XWA } \\ +\mathrm{d}) \end{array}$ | $\begin{gathered} (\mathrm{XBC} \\ \quad+\mathrm{d}) \\ \hline \end{gathered}$ | $\begin{array}{r} (\mathrm{XDE} \\ +\mathrm{d}) \\ \hline \end{array}$ | $\begin{gathered} \text { scr. } \\ (\mathrm{XHL} \\ +\mathrm{d}) \\ \hline \end{gathered}$ | $\begin{aligned} & \text { r. B } \\ & \begin{array}{r} (\mathrm{XIX} \\ +\mathrm{d}) \end{array} \\ & \hline \end{aligned}$ | $\begin{array}{r} (\mathrm{XIY} \\ +\mathrm{d}) \\ \hline \end{array}$ | $\begin{array}{r} (\mathrm{XIZ} \\ +\mathrm{d}) \end{array}$ | $\begin{array}{r} (\mathrm{XSP} \\ \quad+\mathrm{d}) \\ \hline \end{array}$ |
| 9 | (XWA) | (XBC) | (XDE) | sc <br> (XHL) | $\begin{aligned} & \text { cr. W } \\ & \text { (XIX) } \end{aligned}$ | (XIY) | (XIZ) | (XSP) | (XWA <br> +d) | $\begin{array}{r} (\mathrm{XBC} \\ +\mathrm{d}) \end{array}$ | (XDE +d) | Scr (XHL <br> +d) | W <br> (XIX <br> +d) | $\begin{aligned} & (\mathrm{XIY} \\ & +\mathrm{d}) \end{aligned}$ | $\begin{aligned} & (\text { XIZ } \\ & +\mathrm{d}) \end{aligned}$ | (XSP <br> +d) |
| A | (XWA) | (XBC) | (XDE) | (XHL) | r. $L$ <br> (XIX) | (XIY) |  | (XSP) | $\begin{array}{r} (\mathrm{XWA} \\ +\mathrm{d}) \end{array}$ | $\begin{array}{r} (\mathrm{XBC} \\ +\mathrm{d}) \end{array}$ | $\begin{gathered} (\mathrm{XDE} \\ +\mathrm{d}) \\ \hline \end{gathered}$ | SC (XHL +d) | L <br> (XIX <br> +d) | (XIY <br> $+d)$ | $\begin{gathered} (\mathrm{XIZ} \\ +\mathrm{d}) \\ \hline \end{gathered}$ | $\begin{array}{r} (\mathrm{XSP} \\ +\mathrm{d}) \end{array}$ |
| B | (XWA) | (XBC) | (XDE) | dst (XHL) | (XIX) | (XIY) |  | (XSP) | $\begin{array}{r} (\text { XWA } \\ +\mathrm{d}) \\ \hline \end{array}$ | $\begin{gathered} (\mathrm{XBC} \\ \quad+\mathrm{d}) \\ \hline \end{gathered}$ | $\begin{gathered} (\mathrm{XDE} \\ \quad+\mathrm{d}) \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{dst} \\ (\mathrm{XHL} \\ +\mathrm{d}) \\ \hline \end{gathered}$ | $\begin{array}{r} (\mathrm{XIX} \\ +\mathrm{d}) \\ \hline \end{array}$ | $\begin{array}{r} \text { (XIY } \\ +\mathrm{d}) \\ \hline \end{array}$ | $\begin{gathered} (\mathrm{XIZ} \\ \quad+\mathrm{d}) \\ \hline \end{gathered}$ | $\begin{gathered} \text { (XSP } \\ \quad+\mathrm{d}) \\ \hline \end{gathered}$ |
| C | (n) | (nn) | $\begin{gathered} { }^{\text {s }} \\ (\mathrm{nnn}) \end{gathered}$ | cr. B <br> (mem) | (-xrr) | (xrr+) |  | $\begin{gathered} \text { reg. } B \\ r \end{gathered}$ | W | A | B |  | $\begin{aligned} & \text { eg. } B \\ & \quad D \end{aligned}$ | E | H | L |
| D | $(\mathrm{n})$ | (nn) | $\begin{gathered} \mathrm{s} \\ (\mathrm{nnn}) \\ \hline \end{gathered}$ | cr. W <br> (mem) | (-xrr) | (xrr+) |  | $\begin{gathered} \text { reg. W } \\ \text { rr } \end{gathered}$ | WA | BC | DE |  | $\begin{array}{r} \text { eg. W } \\ \text { IX } \end{array}$ | IY | IZ | SP |
| E | (n) | (nn) | $\begin{gathered} \quad \mathrm{s} \\ (\mathrm{nnn}) \\ \hline \end{gathered}$ | cr. L (mem) | $1^{(-x r r)}$ | (xrr+) |  | $\begin{gathered} \text { reg. L } \\ \text { xrr } \end{gathered}$ | XWA | XBC | XDE |  | g. $L$ XIX | XIY | XIZ | XSP |
| F | (n) | (nn) | (nnn) | (mem) | (-xrr) | (xrr+) |  | $\begin{aligned} & \text { LDX } \\ & \text { (n), } n \end{aligned}$ | 0 | 1 | 2 | SWI $3$ | $\begin{aligned} & \mathrm{n} \\ & \\ & \hline \end{aligned}$ | 5 | 6 | 7 |

Note 1: Codes in blank parts are undefined instructions (i.e., illegal instructions).
Note 2: Dummy instructions are assigned to codes 01 H and 04 H . Do not use them.

## Appendix C Instruction Code Maps (2/4)


$r: \quad$ Register specified by the 1st byte code. (Any CPU registers can be specified.)
$R$ : Register specified by the 2nd byte code. (Only eight current registers can be specified.)
B: $\quad$ Operand size is a byte.
W: Operand size is a word.
$\underline{L}: \quad$ Operand size is a long word.
Note: Dummy instructions are assigned to codes $1 \mathrm{AH}, 1 \mathrm{BH}, 3 \mathrm{BH}$, and 3FH. Do not use them.

## Appendix C Instruction Code Maps (3/4)

| H/L | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  |  | $\begin{gathered} \text { PUSH } \\ \underline{\text { BW }} \\ (\mathrm{mem}) \end{gathered}$ |  | RLD RLD B <br> A, (mem) |  |  |  |  |  |  |  |  |  |
| 1 | LDI | LDIR |  | LDDR <br> BW |  |  |  | CPDR BW |  | $\begin{aligned} & \text { LD BW } \\ & (n n),(m) \end{aligned}$ |  |  |  |  |  |  |
| 2 |  |  |  | LD | R,(mem) |  |  |  |  |  |  |  |  |  |  |  |
| 3 |  |  |  | EX | (mem), R |  |  | BW | ADD | ADC | SUB | SBC | AND <br> ), \# | XOR | OR | CP BW |
| 4 |  |  |  | MUL | R,(mem) |  |  | BW |  |  |  | MULS | R,(mem) |  |  | BW |
| 5 |  |  |  | DIV | R,(mem) |  |  | BW |  |  |  | DIVS | R,(mem) |  |  | BW |
| 6 | 8 | 1 | 2 | $\begin{gathered} \text { INC } \\ 3 \end{gathered}$ | \#3, (mem) <br> 4 | 5 |  | $\frac{\mathrm{BW}}{7}$ | 8 | 1 | 2 | $\begin{gathered} \text { DEC } \\ 3 \end{gathered}$ | \#3, (mem) 4 |  |  | BW |
| 7 |  |  |  |  |  |  |  |  | RLC | RRC |  |  |  | SRA |  | SRL BW |
| 8 |  |  |  | ADD | R,(mem) |  |  |  |  |  |  | ADD | (mem), R |  |  |  |
| 9 |  |  |  | ADC | R,(mem) |  |  |  |  |  |  | ADC | (mem), R |  |  |  |
| A |  |  |  | SUB | R,(mem) |  |  |  |  |  |  | SUB | (mem), R |  |  |  |
| B |  |  |  | SBC | R,(mem) |  |  |  |  |  |  | SBC | (mem), R |  |  |  |
| C |  |  |  | AND | R,(mem) |  |  |  |  |  |  | AND | (mem), R |  |  |  |
| D |  |  |  | XOR | R,(mem) |  |  |  |  |  |  | XOR | (mem), R |  |  |  |
| E |  |  |  | OR | R,(mem) |  |  |  |  |  |  | OR | (mem), R |  |  |  |
| F |  |  |  | CP | R,(mem) |  |  |  |  |  |  | CP | (mem), R |  |  |  |

B: $\quad$ Operand size is a byte.
W: Operand size is a word.

Appendix C Instruction Code Maps (4/4)


## B: $\quad$ Operand size is a byte.

$\underline{\mathrm{W}}$ : Operand size is a word.
$\mathrm{L}: \quad$ Operand size is a long word.

## Appendix D Differences between TLCS-90 and TLCS-900/L1 Series



| Series <br> Item | TLCS－90 | TLCS－900／L1 |
| :---: | :---: | :---: |
| Instruction |  |  |
| 1．ADD R，r（word type） | S／Z／V flags don＇t change． $\left[\begin{array}{l} \text { S/Z/V flag changes expect add } \\ 16 \text { bit register. } \end{array}\right]$ | S／Z／V flag changes． |
| 2．Shift of A register | ```\Gamma RLCA RRCA RLA RRA SLAA SRAA SLLA SRLA 」 S/Z/V flags don't change in these instruction. 「 RLC A RRC A RL A RR A SLA A SRA A SLL A SRL A 」 S/Z/V flag changes in these instruction.``` | S／Z／V flag changes． |

Note: The TLCS-900/L1 series is essentially the same as the TLCS-90 series but with a 16-bit CPU. Built-in I/Os are completely compatible with those of the TLCS-90.
However, six types of instructions used in the TLCS-90 series do not directly correspond with those used in the TLCS-900/L1 series. Thus, when transfering programs designed for the TLCS-90 to the TLCS-900/L1, replace them with equivalents as follows:

| Instructions in TLCS-90 <br> but not in TLCS-900/L1 | Equivalent instructions in <br> TLCS-900/L1 |
| :---: | :---: |
| EXX | EX BC, BC' |
|  | EX DE, DE' |
|  | EX HL, HL' |

Some TLCS-900/L1 series instructions, though basically the same as TLCS-90 instructions, have more functions and more specification items in their operands. They are listed below.

| TLCS-90 | TLCS-900/L1 |  |
| :---: | :---: | :--- |
| INC reg | INC imm3, reg |  |
| INC mem | INC imm3, mem |  |
| DEC reg | DEC imm3, reg |  |
| DEC mem | DEC imm3, mem |  |
| RLC reg | RLC imm, reg |  |
| RRC reg | RRC imm, reg |  |
| RL reg | RL imm, reg |  |
| RR reg | RR imm, reg |  |
| SLA reg | SLA imm, reg |  |
| SRA reg | SRA imm, reg |  |
| SLL reg | SLL imm, reg |  |
| SRL reg | SRL imm, reg |  |


[^0]:    *1 When the CPU is in minimum mode, XWA, XBC, XDE, and XHL cannot be used.

[^1]:    Note:
    The pull-up/down added to the D8 to D15 pins to enter the reset vector PC (15:8) results in colliding with data outputs from the D8 to D15 pins, causing the current consumption to increase. Therefore, if this presents a problem, the pull-up/down must be disconnected after the above processing is finished.

[^2]:    *1 Any other word registers can be specified in the same extension coding as those for IX to SP.

[^3]:    *2 Any other long word registers can be specified in the extension coding.

