Toshiba provides the CPU, interface and memory subsystems necessary for SoC development.
The use of these subsystems allows you to dedicate your design resources to the development of differentiating features that is primary objective to develop a custom SoC.
|# of cores||1||1||1|
|L1 cache/core||-||I32KB D32KB||I32KB D32KB|
|Bus IF master||AHB 32b x3||AXI 64b x1||AXI 128b x1|
|Bus IF slave
(inc. intr ctrl.)
|-||AHB 32b x1
AXI 64b x1
|AXI 32b x1|
|SRAM on bus||Configurable up to 2MB|
|DMAC||ARM DMA330 8ch|
|I2C||Master x2 (Standard/Fast/Fast+), Slave x1|
|SPI flash memory IF||Single/Dual/Quad CS x2|
|SPI device controller||Master x2 Slave x1|
|Extension bus IF||Outbound AXI 128b x2, APB 32b x1
Inbound AXI 128b x1
*FFSA is a trademark of Toshiba Corporation.
*ARM and Cortex are registered trademarks of ARM Limited (or its subsidiary) in the EU and countries elsewhere.