This Cookie Policy is part of the Toshiba Corporation Privacy Policy (please see “Privacy Policy” and “Use of Cookies, Web Beacons and Other Technologies”). As provided therein, Storage & Electronic Devices Solutions Company of Toshiba will use cookies to customize or personalize its Web sites in order to better meet your individual expectations or requirements, and to improve the contents of Web sites or the types of services that are to be provided. Additionally, we will associate your cookies with the personal data which we hold for the same purpose as provided above.
在新視窗打開
Customers want us to be involved in ASIC development at various phases. Drawing on our extensive experience in ASSP development, we can work with you as early as the concept phase.In order to support your ASIC development, Toshiba provides pre-verified subsystems as well as libraries designed to enable FPGA prototyping.
Additionally, Toshiba employs low-power design, high-performance place-and-route (P&R) and other layout technologies to achieve competitive products.
Power, performance and area (PPA) optimization was achieved by redefining the performance and functional requirements based on use-case analysis and employing Toshiba’s unique technologies.
As a result of the analysis, Toshiba proposed changing the CPU frequency and the on-chip bus structure in order to reduce power consumption and manufacturing cost while maintaining the overall system performance.
Furthermore, the use of Toshiba’s pre-verified IP subsystems helped the customer reduce the amount and period of development work.
聯繫方式
如您需查詢，請點擊其中任何一個連結
