Contact us

A new window will open A new window will open

The output voltage from a CMOS logic IC alternates between High and Low for a certain period of time. That is, the output goes into oscillation. What can I do to prevent this?

Major causes include the following:

  1. A slowly changing input signal might exceed the specified input rise and fall times.Ensure that the input signal meets the input rise and fall times specified in the datasheet, or use a Schmitt-trigger input type.
  2. The power supply or GND might not be stable. In this case, stabilize the power supply, for example, by using a bypass capacitor. For power supply stabilization, please refer to “Is a decoupling capacitor required between VCC and GND?” in the Frequently Asked Questions (FAQ) page.
  3. An input signal might have noise. Use a lowpass filter to filter out noise from the input signal. If the use of a lowpass filter makes it impossible to meet the input rise and fall times specifications, use a Schmitt-trigger input type.
To Top
·Before creating and producing designs and using, customers must also refer to and comply with the latest versions of all relevant TOSHIBA information and the instructions for the application that Product will be used with or for.