Part Number Search

Cross Reference Search

About information presented in this cross reference

The information presented in this cross reference is based on TOSHIBA's selection criteria and should be treated as a suggestion only. Please carefully review the latest versions of all relevant information on the TOSHIBA products, including without limitation data sheets and validate all operating parameters of the TOSHIBA products to ensure that the suggested TOSHIBA products are truly compatible with your design and application.
Please note that this cross reference is based on TOSHIBA's estimate of compatibility with other manufacturers' products, based on other manufacturers' published data, at the time the data was collected.
TOSHIBA is not responsible for any incorrect or incomplete information. Information is subject to change at any time without notice.

Keyword Search

Parametric Search

Stock Check & Purchase

Select Product Categories

Function explanation : [Function explanation]

Simulation : [SIO baud rate] [SIO output] [UART baud rate] [UART output]

Calculates baud rate when serial channel is used in IO interface mode (SIO). 
Displays the baud rate value according to system clock setting and serial channel setting. 
The baud rate will become half of the frequency calculated in serial channel setting.

Setting method

  • Setting of system clock 
    The frequency of ΦT0 is determined in the system clock setting part.
  • Setting of serial channel
    • Clock selection: an external clock can be used as the microcontroller setting; however, only baud rate can be used in this simulation.
    • Double buffer enable: This setting takes effect only when division setting is one frequency division. One frequency division can be set only when the double buffer is enabled.
    • Select input clock to the baud rate generator: Select the number to be used to divide the input clock ΦT0.
    • Division ratio setting: Selects division of the clocks by N where N is ΦT1, ΦT4, ΦT16, and ΦT64, which are input to the baud rate generator.

Setting of system clock

TermSettingFrequency
high-speed clock(fc) fc MHz
fgear output fc  fc/2  fc/4  fc/8  fc/16 fgear MHz
fperiph output fc  fgear fperiph MHz
ΦT0 output fperiph  fperiph/2  fperiph/4  fperiph/8
fperiph/16  fperiph/32
ΦT0 MHz

 

Setting of serial channel

TermSettingRegister
Selecting clock Baud rate generator SCLK pin input     SCxCR
<IOC>
Double buffer Disabled Enabled     SCxMOD2
<WBUF>
Select input clock to the baud rate generator ΦT1
ΦT4
ΦT16
ΦT64
SCxBRCR
<BRCK>
Division ratio "N" 1 2 3 4 SCxBRCR
<BRS>
5 6 7 8
9 10 11 12
13 14 15 16

 

Baud rate display

A new window will open